CAUTION: Stresses above those listed in “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress only rating and operation
of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.
Electrical Specifications
PARAMETER
T
C
= 25
o
C, Unless Otherwise Specified
SYMBOL
BV
DSS
V
GS(TH)
TEST CONDITIONS
I
D
= 1mA, V
GS
= 0V
V
GS
= V
DS
,
I
D
= 1mA
T
C
= -55
o
C
T
C
= 25
o
C
T
C
= 125
o
C
T
C
= 25
o
C
T
C
= 125
o
C
T
C
= 25
o
C
T
C
= 125
o
C
MIN
100
-
1.5
0.5
-
-
-
TYP
-
-
-
-
-
-
-
-
-
T
C
= 25
o
C
T
C
= 125
o
C
-
-
-
-
-
-
V
GS
= 0V to 20V
V
GS
= 0V to 12V
V
GS
= 0V to 2V
V
DD
= 50V,
I
D
= 11A
-
-
-
-
-
I
D
=11A, V
DS
= 15V
V
DS
= 25V, V
GS
= 0V,
f = 1MHz
-
-
-
-
-
-
0.140
-
-
-
-
-
-
32
-
8.0
17
9
800
300
90
-
-
MAX
-
5.0
4.0
-
25
250
100
200
2.43
0.210
0.351
65
200
130
90
63
42
2.4
11
23
-
-
-
-
2.5
60
UNITS
V
V
V
V
µA
µA
nA
nA
V
Ω
Ω
ns
ns
ns
ns
nC
nC
nC
nC
nC
V
pF
pF
pF
o
C/W
o
C/W
Drain to Source Breakdown Voltage
Gate Threshold Voltage
Zero Gate Voltage Drain Current
I
DSS
V
DS
= 80V,
V
GS
= 0V
V
GS
=
±20V
Gate to Source Leakage Current
I
GSS
Drain to Source On-State Voltage
Drain to Source On Resistance
V
DS(ON)
r
DS(ON)12
V
GS
= 12V, I
D
= 11A
I
D
= 7A,
V
GS
= 12V
Turn-On Delay Time
Rise Time
Turn-Off Delay Time
Fall Time
Total Gate Charge
Gate Charge at 12V
Threshold Gate Charge
Gate Charge Source
Gate Charge Drain
Plateau Voltage
Input Capacitance
Output Capacitance
Reverse Transfer Capacitance
Thermal Resistance Junction to Case
Thermal Resistance Junction to Ambient
t
d(ON)
t
r
t
d(OFF)
t
f
Q
g(TOT)
Q
g(12)
Q
g(TH)
Q
gs
Q
gd
V
(PLATEAU)
C
ISS
C
OSS
C
RSS
R
θ
JC
R
θ
JA
V
DD
= 50V, I
D
= 11A,
R
L
= 4.55Ω, V
GS
= 12V,
R
GS
= 7.5Ω
3-72
FSS130D, FSS130R
Source to Drain Diode Specifications
PARAMETER
Forward Voltage
Reverse Recovery Time
SYMBOL
V
SD
t
rr
TEST CONDITIONS
I
SD
= 11A
I
SD
= 11A, dI
SD
/dt = 100A/µs
T
C
= 25
o
C, Unless Otherwise Specified
SYMBOL
(Note 3)
(Note 3)
(Notes 2, 3)
(Note 3)
(Notes 1, 3)
(Notes 1, 3)
BV
DSS
V
GS(TH)
I
GSS
I
DSS
V
DS(ON)
r
DS(ON)12
TEST CONDITIONS
V
GS
= 0, I
D
= 1mA
V
GS
= V
DS
, I
D
= 1mA
V
GS
=
±20V,
V
DS
= 0V
V
GS
= 0, V
DS
= 80V
V
GS
= 12V, I
D
= 11A
V
GS
= 12V, I
D
= 7A
MIN
100
1.5
-
-
-
-
MAX
-
4.0
100
25
2.43
0.210
UNITS
V
V
nA
µA
V
Ω
MIN
0.6
-
TYP
-
-
MAX
1.8
280
UNITS
V
ns
Electrical Specifications up to 100K RAD
PARAMETER
Drain to Source Breakdown Volts
Gate to Source Threshold Volts
Gate to Body Leakage
Zero Gate Leakage
Drain to Source On-State Volts
Drain to Source On Resistance
NOTES:
1. Pulse test, 300µs Max.
2. Absolute value.
3. Insitu Gamma bias must be sampled for both V
GS
= 12V, V
DS
= 0V and V
GS
= 0V, V
DS
= 80% BV
DSS
.
Single Event Effects (SEB, SEGR)
(Note 4)
ENVIRONMENT
(NOTE 5)
ION
SPECIES
Ni
Br
Br
Br
NOTES:
4. Testing conducted at Brookhaven National Labs; sponsored by Naval Surface Warfare Center (NSWC), Crane, IN.
5. Fluence = 1E5 ions/cm
2
(typical), T = 25
o
C.
6. Does not exhibit Single Event Burnout (SEB) or Single Event Gate Rupture (SEGR).
TYPICAL LET
(MeV/mg/cm)
26
37
37
37
TYPICAL
RANGE (µ)
43
36
36
36
APPLIED
V
GS
BIAS
(V)
-20
-10
-15
-20
(NOTE 6)
MAXIMUM
V
DS
BIAS
(V)
100
100
80
50
TEST
Single Event Effects Safe Operating
Area
SYMBOL
SEESOA
Typical Performance Curves
Unless Otherwise Specified
1E-3
LET = 26MeV/mg/cm
2
, RANGE = 43µ
LET = 37MeV/mg/cm
2
, RANGE = 36µ
120
100
80
V
DS
(V)
60
40
20
0
0
TEMP = 25
o
C
-5
-10
V
GS
(V)
-15
-20
-25
LIMITING INDUCTANCE (HENRY)
FLUENCE = 1E5 IONS/cm
2
(TYPICAL)
1E-4
ILM = 10A
30A
1E-5
100A
300A
1E-6
1E-7
10
30
100
DRAIN SUPPLY (V)
300
1000
FIGURE 1. SINGLE EVENT EFFECTS SAFE OPERATING AREA
FIGURE 2. DRAIN INDUCTANCE REQUIRED TO LIMIT
GAMMA DOT CURRENT TO I
AS
3-73
FSS130D, FSS130R
Typical Performance Curves
14
12
10
I
D
, DRAIN (A)
8
6
4
2
0
-50
1
1
10
100
V
DS
, DRAIN TO SOURCE VOLTAGE (V)
I
D
, DRAIN CURRENT (A)
Unless Otherwise Specified
(Continued)
60
T
C
= 25
o
C
100µs
10
1ms
OPERATION IN THIS
AREA MAY BE
LIMITED BY r
DS(ON)
10ms
100ms
300
0
50
100
150
T
C
, CASE TEMPERATURE (
o
C)
FIGURE 3. MAXIMUM CONTINUOUS DRAIN CURRENT vs
TEMPERATURE
FIGURE 4. FORWARD BIAS SAFE OPERATING AREA
2.5
PULSE DURATION = 250ms, V
GS
= 12V, I
D
= 7A
2.0
NORMALIZED r
DS(ON)
12V
Q
G
1.5
Q
GS
Q
GD
1.0
V
G
0.5
0.0
-80
CHARGE
-40
0
40
80
120
160
T
J
, JUNCTION TEMPERATURE (
o
C)
FIGURE 5. BASIC GATE CHARGE WAVEFORM
10
FIGURE 6. NORMALIZED r
DS(ON)
vs JUNCTION TEMPERATURE
THERMAL RESPONSE (Z
θJC
)
1
0.5
0.2
0.1
0.05
0.02
0.01
0.01
SINGLE PULSE
NOTES:
DUTY FACTOR: D = t
1
/t
2
PEAK T
J
= P
DM
x Z
θJC
+ T
C
10
-4
10
-3
10
-2
10
-1
t
1
t
2
10
0
10
1
P
DM
NORMALIZED
0.1
0.001
10
-5
t, RECTANGULAR PULSE DURATION (s)
FIGURE 7. NORMALIZED MAXIMUM TRANSIENT THERMAL RESPONSE
[size=5]It is called the Bible of the PCB industry. I redeemed it on Amazon on Friday and received it today at work. I will show it to you. [/size] [color=rgb(102, 102, 102)][font=Arial, Verdana, 宋体][...
The WinCE 5 device I developed has a USB device, which can now be synchronized with a WinXP PC through active sync. However, I feel that this sync function is too powerful, and I don't want users to b...
Powerpc emulator Boji Xingye Technology Co., Ltd. specializes in providing various development tools: Existing products: altera download cable Xilinx download cable Ti dsp emulator Powerpc emulator et...
I downloaded the USBOOT tool and MAXDOS (Chinese version) from the Internet, created a USB boot disk under XP system (the USB disk is KingSton), and then tried to boot VIA's EPIA CN (X86 architecture)...
UTStarcom, a leading communications equipment manufacturer, recently provided Qualcomm with its MovingMedia 2000 product based on IP wireless softswitch technology for use in Qualcomm's in-cabin mobil...
FPGA/CPLD
京公网安备 11010802033920号
EEWORLD
