EEWORLDEEWORLDEEWORLD

Part Number

Search

PRA100I2100K0.1%0.05%

Description
Array/Network Resistor, Isolated, Thin Film, 0.1W, 100000ohm, 50V, 0.1% +/-Tol, -10,10ppm/Cel, 0806,
CategoryPassive components    The resistor   
File Size80KB,5 Pages
ManufacturerVishay
Websitehttp://www.vishay.com
Download Datasheet Parametric View All

PRA100I2100K0.1%0.05% Overview

Array/Network Resistor, Isolated, Thin Film, 0.1W, 100000ohm, 50V, 0.1% +/-Tol, -10,10ppm/Cel, 0806,

PRA100I2100K0.1%0.05% Parametric

Parameter NameAttribute value
Is it Rohs certified?incompatible
Objectid981608467
package instructionSMT, 0806
Reach Compliance Codecompliant
Country Of OriginFrance
ECCN codeEAR99
YTEOL7.1
structureChip
Network TypeIsolated
Number of terminals4
Maximum operating temperature155 °C
Minimum operating temperature-55 °C
Package height0.4 mm
Package length2 mm
Package formSMT
Package width1.6 mm
method of packingBox
Rated power dissipation(P)0.1 W
resistance100000 Ω
Resistor typeARRAY/NETWORK RESISTOR
seriesPRA (CNW)
size code0806
technologyTHIN FILM
Temperature Coefficient10 ppm/°C
Tolerance0.1%
Operating Voltage50 V
PRA 100, 135, 182 (CNW)
Vishay Sfernice
High Precision Resistor Chip Arrays
FEATURES
High stability passivated nichrome resistive
layer 0.02 % on ratio, 1000 h at Pn at + 70 °C
Tight TCR (10 ppm/°C) and TCR tracking
(to 1 ppm/°C)
Very low noise < 35 dB and voltage coefficient
< 0.01 ppm/V
Ratio tolerance to 0.01 % (R
200R)
Pre-tinned terminations over nickel barrier
High temperature option (200 °C)
SMD wraparound chip resistor array
Compliant to RoHS directive 2002/95/EC
PRA arrays can be used in most applications requiring a
matched pair (or set) of resistor elements. The networks
provide 1 ppm/°C TCR tracking, a ratio tolerance as tight as
0.01 % and outstanding stability. They are available in 1 mm,
1.35 mm and 1.82 mm pitch.
TYPICAL PERFORMANCE
ABS
TCR
TOL
10 ppm/°C
ABS
0.1 %
TRACKING
2 ppm/°C
RATIO
0.05 %
DIMENSIONS
Suggested Land Pattern
R
S
R
P
Q
F
A
I: Independent resistors
E
Termination
Electrical diagram
R1
R2
R7
R8
DIM.
A
B
C
D
E
(1)
F
G
P
Q
R
S
PRA 100
mm
1.6
0.4
0.65
+ 0.2
- 0.1
+ 0.2
- 0.2
+ 0.15
- 0.15
PRA 135
mil
63
16
mm
1.85
0.4
1.05
+ 0.2
- 0.1
+ 0.2
- 0.2
+ 0.15
- 0.15
PRA 182
mil
72
16
41
10
mm
3.0
0.4
1.3
+ 0.2
- 0.1
+ 0.2
- 0.2
+ 0.35
- 0.15
B
D
C
F
G
mil
118
16
51
10
Number
of resistors:
2 to
8
R1 = R2 = ... R8
25.5
10
0.25
0.25
0.25
E = (N x F) ± 0.2 mm
1
0.4
+ 0.1
-0
E = (N x F) ± 8 mil
53.1
15
41.3
12
40
31.5
1.82
0.4
+ 0.1
-0
C: One common point
N
resistors
R1
E
40
15
27.5
12
40
23.5
1.35
0.4
+ 0.1
-0
72
15
59.8
12
40
70.8
B
C
D
A
R2
R7
R8
0.7
0.3
1
0.6
1.05
0.3
1
0.8
1.52
0.3
1
1.8
F
G
Note
(1)
E depends on number of resistors
* Pb containing terminations are not RoHS compliant, exemptions may apply
** Please see document “Vishay Material Category Policy”:
www.vishay.com/doc?99902
www.vishay.com
66
For technical questions, contact:
sfer@vishay.com
Number
of resistors:
2 to
8
R1 = R2 = ... R8
Document Number: 53033
Revision: 17-Aug-09
Qualcomm adds power management chips to cover all market segments
On August 30, Qualcomm (Nasdaq: QCOM) announced today that it will add three new power management chips to meet the needs of all market segments in the mobile phone industry. Using the Mobile Station ...
zbz0529 Power technology
Problems with I2C transmission of 16-bit data
I want to transmit a 16-bit data, but the I2C data register of the AVR microcontroller is only 8 bits. I have tried to read the 16-bit data with two 8-bit variables in succession, but it doesn't work....
solo_angel Microchip MCU
DSP28335 Peripheral Clock
After TMS320F28335 generates a multiplied clock signal CLKIN through an external clock signal, OSC and PLL, CLKIN generates a clock SYSCLKOUT after passing through the CPU (CLKIN and SYSCLKOUT have th...
Jacktang DSP and ARM Processors
I am a beginner in embedded systems and would like to ask for some simple programs.
For example, if you want to control digital tubes, keyboards, and LCDs, please send them to me at jimmy111529@sohu.com...
lynker Embedded System
Dear experts, can anyone provide detailed design information of cpld-based signal generator?
Anyone who has information on the design of a CPLD signal generator please help me~~~Thank you...
wangsheng11 FPGA/CPLD
Please explain the role of the window comparator here
What is the difference between using window comparison and using a single comparator here?[url]https://m.eeworld.com.cn/ic_article/263/1774.html[/url]...
littleshrimp Analog electronics

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 200  2649  1772  2118  870  5  54  36  43  18 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号