EEWORLDEEWORLDEEWORLD

Part Number

Search

XC4VLX15-10FF668I

Description
IC fpga 320 I/O 668fcbga
CategoryProgrammable logic devices    Programmable logic   
File Size217KB,9 Pages
ManufacturerXILINX
Websitehttps://www.xilinx.com/
Download Datasheet Parametric View All

XC4VLX15-10FF668I Online Shopping

Suppliers Part Number Price MOQ In stock  
XC4VLX15-10FF668I - - View Buy Now

XC4VLX15-10FF668I Overview

IC fpga 320 I/O 668fcbga

XC4VLX15-10FF668I Parametric

Parameter NameAttribute value
Is it lead-free?Contains lead
Is it Rohs certified?incompatible
MakerXILINX
Parts packaging codeBGA
package instructionFBGA-668
Contacts668
Reach Compliance Codenot_compliant
ECCN code3A991.D
Factory Lead Time12 weeks
maximum clock frequency1028 MHz
JESD-30 codeS-PBGA-B668
JESD-609 codee0
length27 mm
Humidity sensitivity level4
Configurable number of logic blocks1536
Number of entries320
Number of logical units13824
Output times320
Number of terminals668
organize1536 CLBS
Package body materialPLASTIC/EPOXY
encapsulated codeBGA
Encapsulate equivalent codeBGA668,26X26,40
Package shapeSQUARE
Package formGRID ARRAY
Peak Reflow Temperature (Celsius)225
Programmable logic typeFIELD PROGRAMMABLE GATE ARRAY
Certification statusNot Qualified
Maximum seat height2.85 mm
Maximum supply voltage1.26 V
Minimum supply voltage1.14 V
Nominal supply voltage1.2 V
surface mountYES
technologyCMOS
Terminal surfaceTin/Lead (Sn63Pb37)
Terminal formBALL
Terminal pitch1 mm
Terminal locationBOTTOM
Maximum time at peak reflow temperature30
width27 mm
`
0
R
Virtex-4 Family Overview
0
0
DS112 (v3.1) August 30, 2010
Product Specification
General Description
Combining Advanced Silicon Modular Block (ASMBL™) architecture with a wide variety of flexible features, the Virtex®-4
family from Xilinx greatly enhances programmable logic design capabilities, making it a powerful alternative to ASIC
technology. Virtex-4 FPGAs comprise three platform families—LX, FX, and SX—offering multiple feature choices and
combinations to address all complex applications. The wide array of Virtex-4 FPGA hard-IP core blocks includes the
PowerPC® processors (with a new APU interface), tri-mode Ethernet MACs, 622 Mb/s to 6.5 Gb/s serial transceivers,
dedicated DSP slices, high-speed clock management circuitry, and source-synchronous interface blocks. The basic Virtex-4
FPGA building blocks are enhancements of those found in the popular Virtex, Virtex-E, Virtex-II, Virtex-II Pro, and
Virtex-II Pro X product families, so previous-generation designs are upward compatible. Virtex-4 devices are produced on a
state-of-the-art 90 nm copper process using 300 mm (12-inch) wafer technology.
Summary of Virtex-4 Family Features
Three Families — LX/SX/FX
-
-
-
Virtex-4 LX: High-performance logic applications solution
Virtex-4 SX: High-performance solution for digital signal
processing (DSP) applications
Virtex-4 FX: High-performance, full-featured solution for
embedded platform applications
Digital clock manager (DCM) blocks
Additional phase-matched clock dividers (PMCD)
Differential global clocks
18 x 18, two’s complement, signed Multiplier
Optional pipeline stages
Built-in Accumulator (48-bit) and Adder/Subtracter
Distributed RAM
Dual-port 18-Kbit RAM blocks
·
Optional pipeline stages
·
Optional programmable FIFO logic automatically
remaps RAM signals as FIFO signals
High-speed memory interface supports DDR and DDR-2
SDRAM, QDR-II, and RLDRAM-II.
SelectIO™ Technology
-
-
-
-
1.5V to 3.3V I/O operation
Built-in ChipSync™ source-synchronous technology
Digitally controlled impedance (DCI) active termination
Fine grained I/O banking (configuration in one bank)
Xesium™ Clock Technology
-
-
-
XtremeDSP™ Slice
-
-
-
Smart RAM Memory Hierarchy
-
-
Flexible Logic Resources
Secure Chip AES Bitstream Encryption
90 nm Copper CMOS Process
1.2V Core Voltage
Flip-Chip Packaging including Pb-Free Package
Choices
RocketIO™ 622 Mb/s to 6.5 Gb/s Multi-Gigabit
Transceiver (MGT) [FX
only]
IBM PowerPC RISC Processor Core [FX
only]
-
-
PowerPC 405 (PPC405) Core
Auxiliary Processor Unit Interface (User Coprocessor)
Multiple Tri-Mode Ethernet MACs [FX
only]
-
Table 1:
Virtex-4 FPGA Family Members
Configurable Logic Blocks (CLBs)
(1)
Array
(3)
Row x Col
Logic
Cells
Block RAM
Ethernet
MACs
RocketIO
Transceiver
Blocks
Total Max
I/O
User
Banks I/O
Device
XC4VLX15
XC4VLX25
XC4VLX40
XC4VLX60
XC4VLX80
XC4VLX100
XC4VLX160
Slices
PowerPC
Max
Max
Processor
Distributed
XtremeDSP
18 Kb
Block
Slices
(2)
Blocks RAM (Kb)
DCMs PMCDs
Blocks
RAM (Kb)
64 x 24
96 x 28
128 x 36
128 x 52
160 x 56
192 x 64
192 x 88
13,824
24,192
41,472
59,904
80,640
6,144
10,752
18,432
26,624
35,840
96
168
288
416
560
768
1056
1392
32
48
64
64
80
96
96
96
48
72
96
160
200
240
288
336
864
1,296
1,728
2,880
3,600
4,320
5,184
6,048
4
8
8
8
12
12
12
12
0
4
4
4
8
8
8
8
N/A
N/A
N/A
N/A
N/A
N/A
N/A
N/A
N/A
N/A
N/A
N/A
N/A
N/A
N/A
N/A
N/A
N/A
N/A
N/A
N/A
N/A
N/A
N/A
9
11
13
13
15
17
17
17
320
448
640
640
768
960
960
960
110,592 49,152
152,064 67,584
XC4VLX200 192 x 116 200,448 89,088
© Copyright 2004–2010 Xilinx, Inc. XILINX, the Xilinx logo, Virtex, Spartan, ISE, and other designated brands included herein are trademarks of Xilinx in the United States and
other countries. The PowerPC name and logo are registered trademarks of IBM Corp. and used under license. All other trademarks are the property of their respective owners.
DS112 (v3.1) August 30, 2010
Product Specification
www.xilinx.com
1
On the origin of drinking culture
This kind of drinking culture is a typical Chinese characteristic. There are many countries in the world that love drinking, and there are many nations that are more greedy than the Chinese, but most ...
xuyiyi Talking
Post a clock setting of F28335
[color=#000][font=宋体, arial]TMS320F28335 has an on-chip clock module based on PLL circuit. There are two ways to provide clock for CPU and peripherals: one is to use an external clock source, connect ...
Jacktang Microcontroller MCU
Safety distance and related safety requirements of PCB specification system
[align=left][color=#000][font=宋体, arial][size=12px]Safety distance includes [b]insulation penetration distance[/b], [b]electrical clearance[/b] (spatial distance) and [b]creepage distance[/b] (surface...
qwqwqw2088 PCB Design
Pelvic floor muscle therapy instrument parameters technical parameters
Pelvic floor muscle therapy instrument parameters technical parameters 1. Simple appearance, trolley design, easy to move. 2. Three LCD screens display treatment items, output intensity, treatment tim...
QWE4562009 Test/Measurement
URLDownloadToCacheFile is not defined under winCE!
Hey guys, I can't stand it anymore. I added and defined it like this in evc: #include "urlMon.h" #pragma comment (lib, "urlmon.lib") URLDownloadToCacheFile function still prompts: 'URLDownloadToCacheF...
yuewei167 Embedded System
A UC/OSII novice needs help with a question.
I am a beginner in UC/OSII and I am practicing using semaphores. I don't understand how the following program can turn the LED on or off every 2 seconds. My understanding is this, I don't know if it i...
fendou Real-time operating system RTOS

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1337  57  2580  2313  1369  27  2  52  47  28 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号