(8 QUEUES) 36 BIT WIDE CONFIGURATION 589, 824, 1,179,648, 2,359,296, and 4,718,592
COMMERCIAL AND INDUSTRIAL
TEMPERATURE RANGES
Table of Contents
Features ........................................................................................................................................................................................................................ 1
Pin number table ........................................................................................................................................................................................................ 16
Recommended DC operating conditions ................................................................................................................................................................ 17
Absolute maximum ratings ........................................................................................................................................................................................ 17
DC electrical characteristics ..................................................................................................................................................................................... 18
AC electrical characteristics ...................................................................................................................................................................................... 20
Serial Programming .............................................................................................................................................................................................. 23
Configuration of the IDT Multi-queue flow-control device ....................................................................................................................................... 25
Standard mode operation ..................................................................................................................................................................................... 26
Read Queue Selection and Read Operation ......................................................................................................................................................... 27
Switching Queues on the Write Port ...................................................................................................................................................................... 29
Switching Queues on the Read Port ..................................................................................................................................................................... 31
Flag Description ......................................................................................................................................................................................................... 42
PAFn Flag Bus Operation ..................................................................................................................................................................................... 42
Full Flag Operation ............................................................................................................................................................................................... 42
Empty or Output Ready Flag Operation (EF/OR) .................................................................................................................................................. 42
Almost Full Flag .................................................................................................................................................................................................... 43
Almost Empty Flag ................................................................................................................................................................................................ 43
Packet Ready Flag ............................................................................................................................................................................................... 47
JTAG AC electrical characteristics ............................................................................................................................................................................ 86
Ordering Information ................................................................................................................................................................................................. 87
Table 8 — Same Queue Switch ..................................................................................................................................................................................... 32
Table 9 — Flag operation boundaries and Timing .......................................................................................................................................................... 45
Table 10 — Packet Mode Valid Byte for x36 bit word configuration ................................................................................................................................. 48
Figure 2a. AC Test Load ................................................................................................................................................................................................ 19
Figure 5. IDT Standard mode illustrated (Read Port) ..................................................................................................................................................... 25
Figure 6. First Word Fall Through (FWFT) mode illustrated (Read Port) ........................................................................................................................ 25
Figure 7. Write Port Switching Queues Signal Sequence ................................................................................................................................................ 29
Figure 8. Switching Queues Bus Efficiency ..................................................................................................................................................................... 29
Figure 10. Read Port Switching Queues Signal Sequence ............................................................................................................................................. 31
Figure 11. Switching Queues Bus Efficiency ................................................................................................................................................................... 31
Figure 13. MARK and Re-Write Sequence .................................................................................................................................................................... 33
Figure 14. MARK and Re-Read Sequence ................................................................................................................................................................... 33
Figure 15. MARKing a Queue in Packet Mode - Write Queue MARK ............................................................................................................................. 34
Figure 16. MARKing a Queue in Packet Mode - Read Queue MARK ............................................................................................................................ 34
Figure 17. UN-MARKing a Queue in Packet Mode - Write Queue UN-MARK ................................................................................................................ 35
Figure 18. UN-MARKing a Queue in Packet Mode - Read Queue UN-MARK ............................................................................................................... 35
Figure 19. MARKing a Queue in FIFO Mode - Write Queue MARK ............................................................................................................................... 37
Figure 20. MARKing a Queue in FIFO Mode - Read Queue MARK .............................................................................................................................. 37
Figure 21. UN-MARKing a Queue in FIFO Mode - Write Queue UN-MARK .................................................................................................................. 38
Figure 22. UN-MARKing a Queue in FIFO Mode - Read Queue UN-MARK ................................................................................................................. 38
Figure 23. Leaving a MARK active on the Write Port ...................................................................................................................................................... 39
Figure 24. Leaving a MARK active on the Read Port ..................................................................................................................................................... 39
Figure 25. Inactivating a MARK on the Write Port Active ................................................................................................................................................. 40
Figure 26. Inactivating a MARK on the Read Port Active ................................................................................................................................................ 40
Figure 27. 36bit to 36bit word configuration .................................................................................................................................................................... 49
Figure 28. 36bit to 18bit word configuration .................................................................................................................................................................... 49
Figure 29. 36bit to 9bit word configuration ...................................................................................................................................................................... 49
Figure 30. 18bit to 36bit word configuration .................................................................................................................................................................... 50
Figure 31. 18bit to 18bit word configuration .................................................................................................................................................................... 50
Figure 32. 18bit to 9bit word configuration ...................................................................................................................................................................... 50
Figure 33. 9bit to 36bit word configuration ...................................................................................................................................................................... 51
Figure 34. 9bit to 18bit word configuration ...................................................................................................................................................................... 51
Figure 35. 9bit to 9bit word configuration ........................................................................................................................................................................ 51
Figure 40. Queue Programming via Write Address Bus .................................................................................................................................................. 57
Figure 41. Queue Programming via Read Address Bus ................................................................................................................................................. 57
Figure 42. Serial Port Connection for Serial Programming .............................................................................................................................................. 57
Figure 43. Serial Programming ...................................................................................................................................................................................... 58
Figure 44. Write Queue Select, Write Operation and Full Flag Operation ........................................................................................................................ 59
Figure 45. Write Queue Select and Mark ....................................................................................................................................................................... 60
Figure 46. Write Operations in First Word Fall Through mode ....................................................................................................................................... 61
Figure 47. Full Flag Timing in Expansion Configuration .................................................................................................................................................. 62
Figure 54. Writing in Packet Mode during a Queue change ............................................................................................................................................ 69
(8 QUEUES) 36 BIT WIDE CONFIGURATION 589, 824, 1,179,648, 2,359,296, and 4,718,592
COMMERCIAL AND INDUSTRIAL
TEMPERATURE RANGES
List of Figures (Continued)
Figure 55. Reading in Packet Mode during a Queue change ......................................................................................................................................... 70
Figure 57. Data Output (Receive) Packet Mode of Operation ......................................................................................................................................... 72
Figure 58. Almost Full Flag Timing and Queue Switch .................................................................................................................................................... 73
Figure 59. Almost Full Flag Timing ................................................................................................................................................................................. 73
Figure 60. Almost Empty Flag Timing and Queue Switch (FWFT mode) ......................................................................................................................... 74
Figure 61. Almost Empty Flag Timing ............................................................................................................................................................................. 74
Figure 62.
PAEn/PRn
- Direct Mode - Status Word Selection ......................................................................................................................................... 75
Figure 63.
PAFn
- Direct Mode - Status Word Selection ................................................................................................................................................. 75
Figure 64.
PAEn
- Direct Mode, Flag Operation ............................................................................................................................................................. 76
Figure 65.
PAFn
- Direct Mode, Flag Operation ............................................................................................................................................................. 77
Figure 66.
PAFn
Bus - Polled Mode .............................................................................................................................................................................. 78
Figure 67. Expansion using ID codes ............................................................................................................................................................................ 79
Figure 72. TAP Controller State Diagram ....................................................................................................................................................................... 83
Figure 73. Standard JTAG Timing .................................................................................................................................................................................. 86
I did a CEPC experiment. Except for two warnings, everything went well during compilation and the image file was generated. I used the tools that come with Wince 6 to create a boot disk. However, when...
There are multiple memory chips, let's say 8 chips, each chip has a control signal, corresponding to each bit of the 8-bit register M. When writing is completed, the corresponding bit in the memory is...
As mentioned above , the2600ASeries Digital SourceMeter[1] This will provide enhanced triggering and synchronization capabilities. Usingthreein theTSP-Link, this synchronization can also be easily ext...
How to choose the reference voltage in the middle, how does the whole current regulator work? For example, what happens when the reverse input is greater than the reference, what happens when the reve...
The main control chip uses PIC30F, which controls the two actuators of fuel injection and ignition, and directly uses I/O to control the on and off. The requirement is to accurately control the start ...
introduction
With the continuous optimization of surface mount technology (SMT) and the rapid development of chip component manufacturing technology, the application of chip mounters in the el...[Details]
1. Introduction
Automobile pollution is one of the most important issues that people are most concerned about and need to solve urgently. As an important method for detecting automobile exhau...[Details]
Instrument stepper motor
The stepper motor is an open-loop control element that converts electrical pulse signals into angular displacement or linear displacement. In the case of non...[Details]
AD8205 is
a single-supply high-performance differential
amplifier
launched by
Analog
Devices of the United States
. The typical single-supply voltage is 5V, and its common-mode volta...[Details]
VP2188 is a color STN LCD module produced by Jingdian Pengyuan. This module is a dot matrix transmissive color STN display screen with a color scale of 65 k colors and white LED backlight. Its core...[Details]
OC faults may be the most frequent and the most frequent of all faults in the inverter. They alarm during the startup process, during the shutdown process, during operation, and even when powered o...[Details]
Preface
In recent years, white light LEDs have gradually replaced incandescent bulbs and fluorescent lamps because they have unparalleled advantages over traditional light sources in terms...[Details]
1. Overview
At present, an information revolution is in the ascendant around the world, led by microelectronics, computers and communication technologies, and centered on information technolog...[Details]
1 Introduction
With the improvement of people's quality of life, lamps are no longer just basic indoor lighting tools, but also a kind of practical art for architectural decoration. When ther...[Details]
Introduction
Nowadays, people pay more and more attention to the security alarm system, and people have higher and higher requirements for the functions and performance of the alarm. This paper prop...[Details]
0 Introduction
With the rapid development of social economy and science and technology, electric locomotives, subways and electric vehicles will be widely used. The power conversion and cont...[Details]
Overview
By transmitting ultrasonic energy into the human body and receiving and processing the returning reflected signals, phased array ultrasound systems can generate images of organs and s...[Details]
introduction
At present, the research on micron and nanotechnology is very active, which has led to the rapid development of microtechnology and micro-mechanical electronic system (MEMS) t...[Details]
introduction
When it comes to the production of mobile phone lithium-ion batteries, the first thing that comes to mind is Japan's industrialized mechanical assembly line, NOKIO, MOTOLROLA's st...[Details]
Don’t just look at the power when choosing a power supply
We know that a power supply with a low rated power can hardly meet the power supply needs of the system, which may cause frequent free...[Details]
RF/Wirelessly
京公网安备 11010802033920号
EEWORLD
