EEWORLDEEWORLDEEWORLD

Part Number

Search

IDT82V3155

Description
ENHANCED T1/E1/OC3 WAN PLL WITH DUAL REFERENCE INPUTS
File Size393KB,30 Pages
ManufacturerIDT (Integrated Device Technology, Inc.)
Websitehttp://www.idt.com/
Download Datasheet Compare View All

IDT82V3155 Overview

ENHANCED T1/E1/OC3 WAN PLL WITH DUAL REFERENCE INPUTS

ENHANCED T1/E1/OC3 WAN PLL
WITH DUAL REFERENCE INPUTS
FEATURES
• Supports AT&T TR62411 and Telcordia GR-1244-CORE Stratum
3, Stratum 4 Enhanced and Stratum 4 clock, OC-3 port and
155.52 Mbit/s application
• Supports ITU-T G.813 Option 1 clocks
• Supports ITU-T G.812 Type IV clocks
• Supports ETSI ETS 300 011, TBR 4, TBR 12 and TBR 13 timing
for E1 interface
• Selectable reference inputs: 8 kHz, 1.544 MHz, 2.048 MHz or
19.44 MHz
• Accepts two independent reference inputs which may have
same or different nominal frequencies applied to them
• Provides C1.5o,
C3o,
C2o,
C4o,
C6o, C8o,
C16o,
C19o,
C32o
and
C155 output clock signals
• Provides 7 types of 8 kHz framing pulses:
F0o,
F8o,
F16o,
F19o,
F32o,
RSP and TSP
IDT82V3155
• Provides a C2/C1.5 output clock signal with the frequency
controlled by the selected reference input Fref0 or Fref1
• Holdover frequency accuracy of 0.025 ppm
• Phase slope of 5 ns per 125 µs
• Attenuates wander from 2.1 Hz
• Fast lock mode
• Provides Time Interval Error (TIE) correction
• MTIE of 600 ns
• JTAG boundary scan
• Holdover status indication
• Freerun status indication
• Normal status indication
• Lock status indication
• Input reference quality indication
• 3.3 V operation with 5 V tolerant I/O
• Package available: 56-pin SSOP (Green option available)
FUNCTIONAL BLOCK DIAGRAM
TDO
TDI
OSCi
TCLR
RST
V
DD
V
SS
V
DD
V
SS
V
DD
V
SS
V
DD
V
SS
C2/C1.5
TCK
TMS
TRST
Fref0
Fref1
IN_sel
FLOCK
DPLL
JTAG
OSC
C32o
C19o
C155POS
C155NEG
TIE Control
Block
Virtual
Reference
Reference Input
Switch
C16o
C8o
C4o
C2o
C3o
C1.5o
C6o
F0o
F8o
F16o
F19o
F32o
RSP
TSP
LOCK
Frequency
Select Circuit 0
MON_out0
Reference Input
Monitor 0
Reference Input
Monitor 1
Feedback Signal
MON_out1
Invalid Input
Signal Detection
F0_sel0
F0_sel1
State Control Circuit
Frequency
Select Circuit 1
F1_sel0
F1_sel1
TIE_en MODE_sel1 MODE_sel0 Normal Holdover Freerun
IDT and the IDT logo are trademarks of Integrated Device Technology, Inc.
INDUSTRIAL TEMPERATURE RANGE
1
2004
Integrated Device Technology, Inc.
NOVEMBER 18, 2004
DSC-6244/2

IDT82V3155 Related Products

IDT82V3155 IDT82V3155PV IDT82V3155PVG
Description ENHANCED T1/E1/OC3 WAN PLL WITH DUAL REFERENCE INPUTS ENHANCED T1/E1/OC3 WAN PLL WITH DUAL REFERENCE INPUTS ENHANCED T1/E1/OC3 WAN PLL WITH DUAL REFERENCE INPUTS

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 301  769  2658  97  2306  7  16  54  2  47 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号