EEWORLDEEWORLDEEWORLD

Part Number

Search

8N4Q001FG-1024CDI8

Description
IC osc clock QD freq 10clcc
Categorysemiconductor    Analog mixed-signal IC   
File Size163KB,20 Pages
ManufacturerIDT (Integrated Device Technology, Inc.)
Websitehttp://www.idt.com/
Download Datasheet View All

8N4Q001FG-1024CDI8 Online Shopping

Suppliers Part Number Price MOQ In stock  
8N4Q001FG-1024CDI8 - - View Buy Now

8N4Q001FG-1024CDI8 Overview

IC osc clock QD freq 10clcc

Quad-Frequency Programmable XO IDT8N4Q001 REV G
DATA SHEET
General Description
The IDT8N4Q001 is a Quad-Frequency Programmable Clock
Oscillator with very flexible frequency programming capabilities. The
device uses IDT’s fourth generation FemtoClock® NG technology for
an optimum high clock frequency and low phase noise performance.
The device accepts 2.5V or 3.3V supply and is packaged in a small,
lead-free (RoHS 6) 10-lead ceramic 5mm x 7mm x 1.55mm package.
Besides the four default power-up frequencies set by the FSEL0 and
FSEL1 pins, the IDT8N4Q001 can be programmed via the I
2
C
interface to output clock frequencies between 15.476MHz to
866.67MHz and from 975MHz to 1,300MHz to a very high degree of
precision with a frequency step size of 435.9Hz ÷
N
(N is the PLL
output divider). Since the FSEL0 and FSEL1 pins are mapped to four
independent PLL divider registers (P, MINT, MFRAC and N),
reprogramming those registers to other frequencies under control of
FSEL0 and FSEL1 is supported. The extended temperature range
supports wireless infrastructure, telecommunication and networking
end equipment requirements.
Features
Fourth generation FemtoClock® NG technology
Programmable clock output frequency from 15.476MHz to
866.67MHz and from 975MHz to 1,300MHz
Four power-up default frequencies (see part number order
codes), re-programmable by I
2
C
I
2
C programming interface for the output clock frequency and
internal PLL control registers
Frequency programming resolution is 435.9Hz ÷N
One 2.5V, 3.3V LVDS clock output
Two control inputs for the power-up default frequency
LVCMOS/LVTTL compatible control inputs
RMS phase jitter @ 156.25MHz (12kHz - 20MHz): 0.253ps
(typical), integer PLL feedback configuration
RMS phase jitter @ 156.25MHz (1kHz - 40MHz): 0.263ps
(typical), integer PLL feedback configuration
Full 2.5V or 3.3V supply modes
-40°C to 85°C ambient operating temperature
Available in Lead-free (RoHS 6) package
Block Diagram
OSC
f
XTAL
÷MINT,
MFRAC
2
25
FSEL1
FSEL0
SCLK
SDATA
OE
Pulldown
Pulldown
Pullup
Pullup
Pullup
Pin Assignment
÷P
PFD
&
LPF
FemtoClock® NG
VCO
1950-2600MHz
÷N
Q
nQ
DNU 1
OE 2
GND 3
FSEL0 4
FSEL1 5
10 SCLK
9 SDATA
8 V
DD
7 nQ
6 Q
7
Configuration Register (ROM)
(Frequency, APR, Polarity)
I
2
C Control
IDT8N4Q001
10-lead ceramic 5mm x 7mm x 1.55mm
package body
CD Package
Top View
IDT8N4Q001GCD
REVISION A
MARCH 6, 2012
1
©2012 Integrated Device Technology, Inc.
Problems with InternetCheckConnection
InternetCheckConnection(L"http://www.sina.com.cn",FLAG_ICC_FORCE_CONNECTION,0) succeeded. Does it mean that the external network is connected? Some people say that the return value of InternetCheckCon...
cjxxzj Embedded System
Freescale 2009 seminar 10 Hands-on Workshop CodeWarrior
CodeWarrior for the Controller ContinuumWhat is Eclipse? CW MCU v10.0 Features Basic Eclipse Terms C/C++ Perspective Debug Perspective DemonstrationLab 1 –Create a new project Lab 2 –Import a project ...
madokaaukawa NXP MCU
Also send an ADuCM360 minimum system board and test program
[i=s] This post was last edited by a genius boy on 2015-5-20 00:28 [/i] I accidentally discovered that someone has posted a minimum system for this chip. I also like this chip. I would like to share a...
天才少年 ADI Reference Circuit
How to analyze the role of this diode in the MOS tube perfusion circuit?
As shown in the picture, the author says that this diode can speed up the conduction of the triode VE001. When the excitation signal is at a low level, it can quickly turn off the MOS tube and speed u...
_earth Power technology
eZ430-Chronos Development Kit
...
EEWORLD社区 Microcontroller MCU
Why can only one task be run when ucos-ii is transplanted to stc12c5a60s2, but the second one cannot be run? Looking for expert guidance.
The code is as follows. Experts can download it and give me some advice. #include"includes.h" OS_STK TaskTest1[MaxStkSize+1]; OS_STK TaskTest2[MaxStkSize+1]; void StartTask(void *ppdata) reentrant; vo...
286515182 Real-time operating system RTOS

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 506  510  1314  674  1089  11  27  14  22  20 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号