EEWORLDEEWORLDEEWORLD

Part Number

Search

8N3DV85KC-0099CDI

Description
IC osc vcxo dual freq 6-clcc
Categorysemiconductor    Analog mixed-signal IC   
File Size169KB,20 Pages
ManufacturerIDT (Integrated Device Technology, Inc.)
Websitehttp://www.idt.com/
Environmental Compliance  
Download Datasheet View All

8N3DV85KC-0099CDI Online Shopping

Suppliers Part Number Price MOQ In stock  
8N3DV85KC-0099CDI - - View Buy Now

8N3DV85KC-0099CDI Overview

IC osc vcxo dual freq 6-clcc

LVPECL Dual-Frequency
Programmable VCXO
General Description
The IDT8N3DV85 is a LVPECL Dual-Frequency Programmable
VCXO with very flexible frequency and pull-range programming
capabilities. The device uses IDT’s fourth generation FemtoClock
®
NG technology for an optimum of high clock frequency and low
phase noise performance. The device accepts 2.5V or 3.3V supply
and is packaged in a small, lead-free (RoHS 6) 6-lead ceramic 5mm
x 7mm x 1.55mm package.
The device can be factory-programmed to any two frequencies in the
range of 15.476MHz to 866.67MHz and from 975MHz to 1,300MHz
to the very high degree of frequency precision of 218Hz or better.
The output frequency is selected by the FSEL pin. The extended
temperature range supports wireless infrastructure, telecommuni-
cation and networking end equipment requirements.
IDT8N3DV85
DATASHEET
Features
Fourth Generation FemtoClock
®
NG technology
Programmable clock output frequency from 15.476MHz to
866.67MHz and from 975MHz to 1,300MHz
Two factory-programmed output frequencies
VCO frequency programming resolution is 218Hz and better
Factory-programmable VCXO pull range and control voltage
polarity
VCXO pull range programmable from typical ±12.5 to ±787.5ppm
One 2.5V or 3.3V LVPECL clock output
FSEL control input for frequency selection, LVCMOS/LVTTL
compatible
RMS phase jitter @ 622.08MHz (12kHz - 20MHz):0.46ps (typical)
RMS phase jitter @ 622.08MHz (50kHz - 80MHz): 0.47ps (typical)
2.5V or 3.3V supply voltage
-40°C to 85°C ambient operating temperature
Lead-free (RoHS 6) 6-lead ceramic 5mm x 7mm x 1.55mm
package
Block Diagram
OSC
114.285 MHz
2
Pin Assignment
÷P
PFD
&
LPF
FemtoClock
®
NG
VCO
1950-2600MHz
VC
1
2
3
6
5
4
V
CC
nQ
Q
÷N
Q
nQ
FSEL
V
EE
÷MINT,
MFRAC
9
VC
Pulldown
A/D
23
Configuration Register (ROM)
(Frequency, Pull range, Polarity)
7
IDT8N3DV85
6-lead ceramic 5mm x 7mm x 1.55mm
package body
CD Package
Top View
FSEL
IDT8N3DV85CCD REVISION A OCTOBER 30, 2013
1
©2013 Integrated Device Technology, Inc.
DSP Algorithm Series Tutorial Fixed-point Arithmetic Operations: From Floating-point to Fixed-point
High-level language: from floating point to fixed point When we write DSP simulation algorithms, for convenience, we usually use high-level languages (such as C language) to write simulation programs....
Jacktang DSP and ARM Processors
Received the X-NUCLEO-IKS01A3 sensor kit
I received the text message yesterday evening and immediately went to the collection point to pick up the express delivery after dinner. I opened the outer package and revealed the sensor kit (see the...
hujj ST Sensors & Low Power Wireless Technology Forum
sbc9261 control board, at91sam9261, high speed 240mhz, direct naked, provide full code
Features u Directly running (Linux and Windows CE operating systems are optional) u On-board integrated 64MB SDRAM, 256MB NandFlash (not soldered by default), 4-16MB NorFlash u 2 USB Host ports and 1 ...
szembed Buy&Sell
HardFault_Handler exception
[table=98%] [tr][td]I would like to ask you, I recently used MDK5.11 to write a program for STM32F103RC, but it inexplicably entered the HardFault_Handler abnormal interrupt. Now I am completely confu...
shipeng stm32/stm8
How did you first learn hardware design?
I am a newbie and haven't gotten started yet. Now I want to learn hardware, but I don't know where to start and what courses I should take. I hope you can give me some advice....
you168you Embedded System
FPGA reads and writes off-chip SDRAM
I want to know if I can write Verilog code to control the SDRAM controller in qsys to read and write SDRAM? If so, what are the methods?...
全部都是泡馍 FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1769  1798  1404  41  1439  36  37  29  1  10 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号