EEWORLDEEWORLDEEWORLD

Part Number

Search

8N3DV85LC-0029CDI

Description
IC osc vcxo dual freq 6-clcc
Categorysemiconductor    Analog mixed-signal IC   
File Size169KB,20 Pages
ManufacturerIDT (Integrated Device Technology, Inc.)
Websitehttp://www.idt.com/
Environmental Compliance  
Download Datasheet View All

8N3DV85LC-0029CDI Online Shopping

Suppliers Part Number Price MOQ In stock  
8N3DV85LC-0029CDI - - View Buy Now

8N3DV85LC-0029CDI Overview

IC osc vcxo dual freq 6-clcc

LVPECL Dual-Frequency
Programmable VCXO
General Description
The IDT8N3DV85 is a LVPECL Dual-Frequency Programmable
VCXO with very flexible frequency and pull-range programming
capabilities. The device uses IDT’s fourth generation FemtoClock
®
NG technology for an optimum of high clock frequency and low
phase noise performance. The device accepts 2.5V or 3.3V supply
and is packaged in a small, lead-free (RoHS 6) 6-lead ceramic 5mm
x 7mm x 1.55mm package.
The device can be factory-programmed to any two frequencies in the
range of 15.476MHz to 866.67MHz and from 975MHz to 1,300MHz
to the very high degree of frequency precision of 218Hz or better.
The output frequency is selected by the FSEL pin. The extended
temperature range supports wireless infrastructure, telecommuni-
cation and networking end equipment requirements.
IDT8N3DV85
DATASHEET
Features
Fourth Generation FemtoClock
®
NG technology
Programmable clock output frequency from 15.476MHz to
866.67MHz and from 975MHz to 1,300MHz
Two factory-programmed output frequencies
VCO frequency programming resolution is 218Hz and better
Factory-programmable VCXO pull range and control voltage
polarity
VCXO pull range programmable from typical ±12.5 to ±787.5ppm
One 2.5V or 3.3V LVPECL clock output
FSEL control input for frequency selection, LVCMOS/LVTTL
compatible
RMS phase jitter @ 622.08MHz (12kHz - 20MHz):0.46ps (typical)
RMS phase jitter @ 622.08MHz (50kHz - 80MHz): 0.47ps (typical)
2.5V or 3.3V supply voltage
-40°C to 85°C ambient operating temperature
Lead-free (RoHS 6) 6-lead ceramic 5mm x 7mm x 1.55mm
package
Block Diagram
OSC
114.285 MHz
2
Pin Assignment
÷P
PFD
&
LPF
FemtoClock
®
NG
VCO
1950-2600MHz
VC
1
2
3
6
5
4
V
CC
nQ
Q
÷N
Q
nQ
FSEL
V
EE
÷MINT,
MFRAC
9
VC
Pulldown
A/D
23
Configuration Register (ROM)
(Frequency, Pull range, Polarity)
7
IDT8N3DV85
6-lead ceramic 5mm x 7mm x 1.55mm
package body
CD Package
Top View
FSEL
IDT8N3DV85CCD REVISION A OCTOBER 30, 2013
1
©2013 Integrated Device Technology, Inc.
Sino-American Ai*ti*Tech, new classes start on September 10th, free trial!
Sino-American Ai*ti*Tech, .NET Foreign Enterprise Software Engineer Class will start on September 10, 2007. The first week of the class is free for trial. Welcome to sign up! Company website: http://w...
min_sd Embedded System
I have been debugging for a day but the traffic light still cannot display on the digital tube. Can you help me fix it?
#include#define uchar unsigned char #define uintunsigned int sbit wela =P2^3; sbit dula =P2^4; sbitred = P1^4; sbityellow = P1^3; sbitgreen=P1^2; uchar shi,ge; uchar num=1; static unsigned char color ...
gxm525725 51mcu
Regarding the problem of scrolling Chinese characters on LCD display (experts please come in)
I am a newbie, and I am planning to use TG12864A to make a simple function of displaying scrolling Chinese characters from left to right. But I have no idea. Could you please teach me the specific pri...
AVR_AFA Embedded System
A brief discussion on the synthesizability of VHDL/Verilog and some suggestions for beginners
[table][tr][td][b]1. HDL is not a hardware design language[/b] In the past, I have encountered many VHDL or Verilog HDL beginners asking similar questions, such as how to implement division, square ro...
eeleader FPGA/CPLD
Please advise
void main(void){ WDTCTL=WDTPW+WDTHOLD;_DINT();nSend_TX1=0;nTX1_Len=0;Init_CLK();//Clock initializationInit_UART1();//Serial port initializationnTX1_Len=init(pBuf);Init_TimerA();_EINT();LPM2;}#pragma v...
shenjl Microcontroller MCU
The use of DSP48A1 of Spartan6 chip
Help, what is the use of DSP48A1 of Spartan6 chip...
青城山下 FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 629  231  1613  124  16  13  5  33  3  1 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号