EEWORLDEEWORLDEEWORLD

Part Number

Search

PC3Q510NIP

Description
optoisoltr 2.5kv 4ch darl 16soic
CategoryLED optoelectronic/LED   
File Size191KB,12 Pages
ManufacturerSharp Microelectronics
Download Datasheet View All

PC3Q510NIP Overview

optoisoltr 2.5kv 4ch darl 16soic

PC3Q510NIP
PC3Q510NIP
1-channel package type is also available.
(model No.
PC3H510NIP)
Mini-flat Half Pitch 4-channel Package
Darlington Phototransistor Output,
Low Input Current Photocoupler
Description
PC3Q510NIP
contains a IRED optically coupled to a
phototransistor.
It is packaged in a 4 channel Mini-flat package, Half
pitch type.
Input-output isolation voltage(rms) is 2.5kV.
CTR is MIN. 600% at input current of 0.5mA.
Agency approvals/Compliance
1. Recognized by UL1577 (Double protection isolation),
file No. E64380 (as model No.
PC3Q51)
2. Package resin : UL flammability grade (94V-0)
Applications
1. Programmable controllers
2. Facsimiles
3. Telephones
Features
1. 4-channel Mini-flat Half pitch package (Lead pitch :
1.27mm)
2. Double transfer mold package (Ideal for Flow Solder-
ing)
3. Low input current type (I
F
=0.5mA)
4. Darlington phototransistor output (CTR : MIN. 600%
at I
F
=0.5mA,V
CE
=2V)
5. Isolation voltage (V
iso(rms)
:
2.5kV)
Notice The content of data sheet is subject to change without prior notice.
In the absence of confirmation by device specification sheets, SHARP takes no responsibility for any defects that may occur in equipment using any SHARP
devices shown in catalogs, data books, etc. Contact SHARP in order to obtain the latest device specification sheets before using any SHARP device.
1
Sheet No.: D2-A02401EN
Date Sep. 30. 2003
© SHARP Corporation
Lwip raw api application problem without operating system
I am currently using FPGA to do network experiments and testing the performance of lwip in raw mode. S3e 500 board, mb core + xilkernel4.0 + lwip130, has been tuned, ping function, tcp and udp data tr...
pocker5200 Embedded System
Quartus adds phase-locked loop problem
There are not three phase-locked loops? The hint is that there are two, and there are only two input clocks, so two phase-locked loops are used, and the other one is not used?...
tianma123 FPGA/CPLD
mega16 assembly
mega16 assembly...
ahshan MCU
Newcomer Registration
Newcomer Registration...
东海扬尘 TI Technology Forum
[MsgOS] Make the system run
[font=宋体][size=2]The previous post released the first version of MsgOS source code and a brief introduction. [/size][/font][url=https://bbs.eeworld.com.cn/thread-492496-1-1.html]https://bbs.eeworld.co...
科技猎人 stm32/stm8
Does anyone have the latest BSP for s3c6410? Please send me one. Thank you!
RT, email: liuxino_o@hotmail.com Thank you!...
lololo Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 865  1793  2653  2101  1616  18  37  54  43  33 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号