EEWORLDEEWORLDEEWORLD

Part Number

Search

C0603H919M2GAL9028

Description
Ceramic Capacitor, Ceramic, 200V, 20% +Tol, 20% -Tol, C0G, -/+30ppm/Cel TC, 0.0000091uF, 0603,
CategoryPassive components    capacitor   
File Size533KB,6 Pages
ManufacturerKEMET
Websitehttp://www.kemet.com
Download Datasheet Parametric View All

C0603H919M2GAL9028 Overview

Ceramic Capacitor, Ceramic, 200V, 20% +Tol, 20% -Tol, C0G, -/+30ppm/Cel TC, 0.0000091uF, 0603,

C0603H919M2GAL9028 Parametric

Parameter NameAttribute value
Is it Rohs certified?incompatible
Objectid712038186
package instruction, 0603
Reach Compliance Codenot_compliant
Country Of OriginMexico
ECCN codeEAR99
YTEOL6.13
capacitance0.0000091 µF
Capacitor typeCERAMIC CAPACITOR
dielectric materialsCERAMIC
high0.8 mm
length1.6 mm
negative tolerance20%
Number of terminals2
Maximum operating temperature200 °C
Minimum operating temperature-55 °C
Package formSMT
method of packingBulk
positive tolerance20%
Rated (DC) voltage (URdc)200 V
seriesC(SIZE)H
size code0603
Temperature characteristic codeC0G
Temperature Coefficient30ppm/Cel ppm/°C
Terminal surfaceTin/Lead (Sn95Pb5) - with Nickel (Ni) barrier
width0.8 mm
Product Bulletin
Surface Mount Ceramic Chip Capacitors
High Temperature 200ºC C0G MLCC
No Piezoelectric Noise.
Extremely low ESR and ESL.
High Thermal Stability.
High Ripple Current Capability.
Preferred capacitance solution at line frequencies and into the MHz range.
No capacitance change with respect to applied rated DC voltage.
Minimal capacitance change with respect to temperature from -55ºC to +200ºC.
No capacitance decay with time.
Non-polar device.
Benefits and Features:
Typical applications include critical timing, tuning, circuits requiring low loss,
circuits with pulse, high current, decoupling, by-pass,
ltering, transient voltage
suppression, blocking and energy storage for use in extreme environments com-
monly present in applications such as down-hole exploration, aerospace engine
compartments and geophysical probes.
.
Applications:
KEMET’s New High Temperature Surface Mount C0G MLCCs feature a robust and proprietary base metal
dielectric system that offers industry-leading performance relative to capacitance and case size combined with
capacitance stability at extreme temperatures up to +200ºC. This new platform promotes downsizing opportu-
nities of existing High Temperature C0G technology, and offers replacement opportunities of existing X7R/BX/
BR technologies.
Standard capacitance ratings for these devices range from 0.5 pF up to 0.22
μF
in capacitance tolerance offer-
ings of ±0.25pF, ±0.5pF, ±1%, ±2%, ±5%, ±10%, or ±20%. The Temperature Coefficient of Capacitance (TCC)
is ±30ppm/°C from -55°C to +200°. Devices are available in DC voltage ratings of 10V, 16V, 25V, 50V and
100V, with a maximum dissipation factor of 0.10%. Seven standard EIA case size options are available which
include –0603, 0805, 1206, 1210, and 1812- with either nickel barrier/tin or Sn/Pb terminations.
Outline Drawing
Dimensions - Millimeters (Inches)
EIA SIZE
CODE
0603
0805
1206
1210
1812
METRIC
SIZE CODE
1608
2012
3216
3225
4532
L
LENGTH
1.6 (.063) ± .15 (.006)
2.0 (.079) ± .20 (.008)
3.2 (.126) ± .20 (.008)
3.2 (.126) ± .20 (.008)
4.5 (.177) ± .30 (.012)
W
WIDTH
0.8 (.032) ± .15 (.006)
1.25 (.049) ± .20 (.008)
1.6 (.063) ± .20 (.008)
2.5 (.098) ± .20 (.008)
3.2 (.126) ± .30 (.012)
B
BANDWIDTH
0.35 (.014) ± .15 (.006)
0.50 (.020) ± .25 (.010)
0.50 (.020) ± .25 (.010)
0.50 (.020) ± .25 (.010)
0.60 (.024) ± .35 (.014)
S
SEPARATION
minimum
0.7 (.028)
0.75 (.030)
N/A
N/A
N/A
© KEMET Electronics Corporation • P.O. Box 5928 • Greenville, SC 29606 (864) 963-6300 • www.kemet.com
F4002 01/10
[Mil MYS-8MMX] Mil MYS-8MMQ6-8E2D-180-C Application 4 - NLP using custom dictionary
In the previous article ( https://bbs.eeworld.com.cn/thread-1178634-1-1.html ), we tried to mark the parts of speech on the Mir MYS-8MMQ6-8E2D-180-C board and found that the part-of-speech recognition...
tobot Embedded System
Modelsim timing simulation
Load the source files, test files and primitive libraries used into the project. In the timing simulation, specify the sdf file generated by quartus and specify region/(instance name). The following e...
edelajiang FPGA/CPLD
I wonder: It is said that there is no low-pass filter before the A/D.
It is said that if low-pass filtering is not added before the A/D, the aliasing caused by sampling will make the situation "very bad", but in fact it does not seem to be that serious. Do you all add t...
leslie MCU
SPI Communication
I use VET6's SPI1 to operate an acceleration chip, and the read byte is always 0x00, but the same code can operate SPI2 and FLASH IC. I don't know why. How do you use SPI1?I have repeatedly modified t...
ldw3 stm32/stm8
51 MCU IO port simulates spi interface
Looking for source code and detailed explanation1. When the SPI interface is in use, there are registers such as: SPCTL control register, SPDTA, data register, SPSTAT status register. How to process a...
xinghua217 51mcu
What determines the minimum safe distance between the P and N lines of a DC bus?
Creepage distance????...
西里古1992 Analog electronics

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2803  2915  802  2817  1655  57  59  17  34  51 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号