EEWORLDEEWORLDEEWORLD

Part Number

Search

3640F2K0226PFCB

Description
Ceramic Capacitor, Multilayer, Ceramic, 2000V, 1% +Tol, 1% -Tol, C0G, -/+30ppm/Cel TC, 0.000226uF, 3640,
CategoryPassive components    capacitor   
File Size151KB,4 Pages
ManufacturerKnowles
Websitehttp://www.knowles.com
Environmental Compliance
Download Datasheet Parametric View All

3640F2K0226PFCB Overview

Ceramic Capacitor, Multilayer, Ceramic, 2000V, 1% +Tol, 1% -Tol, C0G, -/+30ppm/Cel TC, 0.000226uF, 3640,

3640F2K0226PFCB Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
Objectid882268397
package instruction, 3640
Reach Compliance Codecompliant
Country Of OriginMainland China
ECCN codeEAR99
YTEOL6.1
capacitance0.000226 µF
Capacitor typeCERAMIC CAPACITOR
dielectric materialsCERAMIC
high2.5 mm
length9.2 mm
multi-layerYes
negative tolerance1%
Number of terminals2
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Package formSMT
method of packingBulk
positive tolerance1%
Rated (DC) voltage (URdc)2000 V
series3640(2K,FGJK,C0G)
size code3640
Temperature characteristic codeC0G
Temperature Coefficient30ppm/Cel ppm/°C
width10.16 mm
Multilayer
Summary
Ceramic
Capacitors
Technical
Definitions of Ultra-Stable and Stable
Multilayer Ceramic Capacitors are generally divided into classes
which are defined by the capacitance temperature characteristics
over specified temperature ranges.
These are designated by alpha numeric codes.
Code definitions are summarised below and are also available in the
relevant national and international specifications.
1. C0G - Ultra Stable Class 1 Ceramic (EIA Class 1)
Spec.
CECC
EIA
MIL
Classification
1B/CG
C0G (NP0)
CG (BP)
Temperature
range °C
-55 +125
-55 +125
-55 +125
Maximum
capacitance change
0 ± 30ppm/°C
0 ± 30ppm/°C
0 ± 30ppm/°C
Syfer
dielectric code
C
C
C
Capacitors within this class have a dielectric constant range from 10
to 100. They are used in applications which require ultra stable
dielectric characteristics with negligible dependence of capacitance
and dissipation factor with time, voltage and frequency. They
exhibit the following characteristics:-
a) Time does not significantly affect capacitance and dissipation
factor (Tan
δ)
– no ageing.
b) Capacitance and dissipation factor are not affected by voltage.
c) Linear temperature coefficient.
2. X7R – Stable Class II Ceramic (EIA Class II)
Maximum capacitance change %
over temperature range
No DC volt applied
±20
±15
±15
±15
±15
±20
Rated DC Volt
+20 -30
+15 -25
-
+15 -25
+20 -30
Syfer
dielectric
code
R
X
B
X
B
R
Spec.
CECC
Classification
2C1
2R1
2X1
X7R
BX
BZ
Temperature
range °C
-55 +125
-55 +125
-55 +125
-55 +125
-55 +125
-55 +125
EIA
MIL
Capacitors of this type have a dielectric constant range of 1000-
4000, and also have a non-linear temperature characteristic which
exhibits a dielectric constant variation of less than ±15% (2R1)
from its room temperature value, over the specified temperature
range. Generally used for by-passing (decoupling), coupling,
filtering, frequency discrimination, DC blocking and voltage transient
suppression with greater volumetric efficiency than Class l units,
whilst maintaining stability within defined limits.
Capacitance and dissipation factor are affected by:-
Time
(Ageing)
Voltage
(AC or DC)
Frequency
4
Pointer definition question!
I have a question about pointers. For example, when defining int **p, what is the difference between **p and *p? It would be best if you could give an example. Thank you....
沉默胜过白金 Real-time operating system RTOS
[CubeSuite+] When opening an existing .mtpj file for compilation, an illegal path is prompted
I have been tinkering with this for over a week and still can't solve it. Please help me....
阿拉纳克 Renesas Electronics MCUs
Robot production information
Very detailed robot production information [[i] This post was last edited by lhfplc on 2009-4-23 22:50 [/i]]...
lhfplc Robotics Development
[FPGA basic technical issues] How to constrain pins
nPin constraints are usually determined early in the design process to ensure that the design of the circuit board is carried out in parallel. nFor high-speed designs, complex designs, and designs wit...
eeleader FPGA/CPLD
How to design a coil suitable for a specific sensing distance
WEBENCH is an engineering design tool that engineers love. Engineers only need to enter the input and output parameters of the system they want to design, and the tool will give multiple recommended s...
qwqwqw2088 Analogue and Mixed Signal
Question about tim2 count update
I want to use tim2 as the timeout for serial communication. My settings are as followsTIM_TimeBaseStructure.TIM_Period= 100; //10msTIM_TimeBaseStructure.TIM_Prescaler = 7199;TIM_TimeBaseStructure.TIM_...
goldluchao stm32/stm8

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 728  386  1123  230  1174  15  8  23  5  24 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号