GRM155R71E562JD01J datasheet, PDF

GRM155R71E562JD01J: DescriptionCAPACITOR, CERAMIC, MULTILAYER, 25V, X7R, 0.0056uF, SURFACE MOUNT, 0402, CHIP, ROHS COMPLIANT; CategoryPassive components capacitor; File Size40KB，1 Pages; ManufacturerMurata; Websitehttps://www.murata.com; Environmental Compliance

Download Datasheet Parametric View All

GRM155R71E562JD01J Overview

CAPACITOR, CERAMIC, MULTILAYER, 25V, X7R, 0.0056uF, SURFACE MOUNT, 0402, CHIP, ROHS COMPLIANT

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Objectid	1837151608
package instruction	, 0402
Reach Compliance Code	compliant
ECCN code	EAR99
capacitance	0.0056 µF
Capacitor type	CERAMIC CAPACITOR
dielectric materials	CERAMIC
high	0.5 mm
length	1 mm
Installation features	SURFACE MOUNT
multi-layer	Yes
negative tolerance	5%
Number of terminals	2
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
Package shape	RECTANGULAR PACKAGE
Package form	SMT
method of packing	TR, PAPER, 13 INCH
positive tolerance	5%
Rated (DC) voltage (URdc)	25 V
size code	0402
surface mount	YES
Temperature characteristic code	X7R
Temperature Coefficient	15% ppm/°C
Terminal shape	WRAPAROUND
width	0.5 mm

Newbie asks for advice on PLL: I am using a development board, the device model is Cyclone II: EP2C5Q208C8, the PLL inputs a 30M clock from an external pin, and the output three clocks are set to 30M, 120M, and 180M respectively. T...; fpgalenr FPGA/CPLD

EEWORLD University - Keysight Two-Minute Mentor Season 1: Keysight Two-Minute Mentor Season 1 : https://training.eeworld.com.cn/course/4657Explain acquisition, triggering, coupling, noise, jitter, etc. in simple terms...; 老白菜 Analog electronics

Negative power rails won't go away: [color=#a0522d]Background Negative power rails are used with major IC building blocks such as digital-to-analog converters (DACs), analog-to-digital converters (ADCs), operational amplifiers, and GaAs...; qwqwqw2088 Analogue and Mixed Signal

PIC16F877A AD Conversion: The AD conversion digital tube displays a decreasing value. Unplug the power supply and restart from 4.99 volts. The analog input is connected from the 5V regulator tube on the same board and connecte...; 小灰 Microchip MCU

Discuss FPGA interview questions: Implement a clock generator using Verilog/ VHDL . The requirements are as follows: a . Realize 2-way and 4-way frequency division b . Make the skew of the two output clocks as small as possible c . Af...; eeleader FPGA/CPLD

The Definitive Guide to Visual Studio Code: This book introduces all aspects of Visual Studio Code from the basics to the depth, mainly including the core components of Visual Studio Code, usage tips, advanced applications, plug-in recommendati...; arui1999 Download Centre

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components