LP3871ET-1.8 datasheet, PDF - EEWORLD Datasheet

LP3871ET-1.8: Description1.8V FIXED POSITIVE LDO REGULATOR, 0.35V DROPOUT, PZFM5, STAGGER BEND, TO-220, 5 PIN; CategoryPower/power management The power supply circuit; File Size774KB，20 Pages; ManufacturerTexas Instruments; Websitehttp://www.ti.com.cn/

Stay tuned Parametric

LP3871ET-1.8 Overview

1.8V FIXED POSITIVE LDO REGULATOR, 0.35V DROPOUT, PZFM5, STAGGER BEND, TO-220, 5 PIN

Parameter Name	Attribute value
Objectid	1205101504
Parts packaging code	SFM
package instruction	STAGGER BEND, TO-220, 5 PIN
Contacts	3
Reach Compliance Code	unknown
ECCN code	EAR99
Maximum drop-back voltage 1	0.7 V
Maximum input voltage	7 V
Minimum input voltage	2.5 V
JESD-30 code	R-XZFM-T5
Number of functions	1
Number of terminals	5
Working temperatureTJ-Max	125 °C
Working temperature TJ-Min	-40 °C
Maximum output current 1	0.8 A
Maximum output voltage 1	1.854 V
Minimum output voltage 1	1.746 V
Nominal output voltage 1	1.8 V
Package body material	UNSPECIFIED
Package shape	RECTANGULAR
Package form	FLANGE MOUNT
Regulator type	FIXED POSITIVE SINGLE OUTPUT LDO REGULATOR
surface mount	NO
technology	CMOS
Terminal form	THROUGH-HOLE
Terminal location	ZIG-ZAG
Maximum voltage tolerance	3%

The third day of the US TI trip: [i=s]This post was last edited by paulhyde on 2014-9-15 03:38[/i] [align=left][color=#000000]Today is the last day of this [font=Calibri]TI[/font] trip to the United States. It is also a very meaningf...; luo394602370 Electronics Design Contest

CC2650 STK cannot access the network when used as a ZIGBEE terminal?: Hello everyone, CC2650STK is used as the terminal and CC2531 is used as the coordinator. After burning the program separately, the terminal cannot be detected in Z-TOOL. Please help! QQ: 532885857...; 654321liii Wireless Connectivity

ALTERA FPGA Special Pin Description: Pin NameDevice SeriesUsage ModeConfiguration ModePin TypedescribeMSEL0 MSEL1APEX II APEX 20K Mercury ACEX 1K FLEX 10KSpecial pins cannot be used as user I/OAllenterSetting the APEX II , Mercury , ACEX...; eeleader FPGA/CPLD

msp430f149 generates two-way pwm programming appreciation: //You can control three timed multi-source interrupts by controlling CCTL1 CCTL2 TAIE. You need to use the interrupt flag bit #includeunsigned char num=0; void main (void) { WDTCTL= WDTPW + WDTHOLD; /...; Aguilera Microcontroller MCU

Is there any STM32 DIY in the forum?: As the title says, I have already made the top and bottom boards. I wonder if anyone is interested in making them together? I can give you the top board PCB if you have time....; kk2614755 stm32/stm8

In the 2017 AC-DC test, referring to previous questions, what modules do you think should be prepared for the power supply questions?: In the 2017 AC-DC test, referring to previous questions, what modules do you think should be prepared for the power supply questions?...; 1287595085NCUcx Electronics Design Contest

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components