EEWORLDEEWORLDEEWORLD

Part Number

Search
 PDF

845-070-559-404

Description
Card Edge Connector, 70 Contact(s), 1 Row(s), Female, Right Angle, 0.1 inch Pitch, Solder Terminal, Hole 0.156, Green Insulator,
CategoryThe connector    The connector   
File Size318KB,4 Pages
ManufacturerEDAC
Environmental Compliance
Download Datasheet Parametric View All

845-070-559-404 Online Shopping

Suppliers Part Number Price MOQ In stock  
845-070-559-404 - - View Buy Now

845-070-559-404 Overview

Card Edge Connector, 70 Contact(s), 1 Row(s), Female, Right Angle, 0.1 inch Pitch, Solder Terminal, Hole 0.156, Green Insulator,

845-070-559-404 Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
Objectid145292544761
Reach Compliance Codecompliant
YTEOL5.9
body width0.37 inch
subject depth0.66 inch
body length7.835 inch
Connector typeCARD EDGE CONNECTOR
Contact completed and terminatedTin (Sn) - with Nickel (Ni) barrier
Contact point genderFEMALE
contact modeRECTANGULAR
Contact resistance10 mΩ
Contact styleBELLOWED TYPE
Dielectric withstand voltage1697VAC V
Filter functionNO
Insulation resistance5000000000 Ω
Insulator colorGREEN
insulator materialDIALLYL PHTHALATE
JESD-609 codee3
Plug contact pitch0.1 inch
Mixed contactsNO
Installation option 1HOLE 0.156
Installation option 2LOCKING
Installation methodRIGHT ANGLE
Installation typeBOARD
Number of connectorsONE
PCB row number1
Number of rows loaded1
Maximum operating temperature125 °C
Minimum operating temperature-40 °C
OptionsGENERAL PURPOSE
PCB contact patternRECTANGULAR
Rated current (signal)3 A
GuidelineUL
Terminal length0.635 inch
Terminal pitch2.54 mm
Termination typeSOLDER
Total number of contacts70
UL Flammability Code94V-0
Can boot_serial be simulated normally using jlink?
Can I simulate normally using boot_serial? My PC stops at 0x6a when I enter and cannot jump into ProcessorInit. It always stops at while((HWREG(UART0_BASE + UART_O_FR) & UART_FR_RXFE)){} in UARTReceiv...
sailbeyond Microcontroller MCU
Introduction to PLD/FPGA Structure and Principles (Part 2)
[align=left][color=#000066][b]1. Principle and structure of look-up table [/b][/color][/align] [align=left]PLD chips with this structure can also be called FPGA: such as altera's ACEX, APEX series, xi...
FPGA/CPLD
Reply to everyone's 24Cxx reading and writing questions
See the attachment for ASM and C code examples....
huchuan987 MCU
Magnetic flap level gauge remote transmission circuit 4~20mA
[font=微软雅黑] Can you provide the PCB of 4~20mA remote transmission circuit of magnetic flap level gauge? QQ: 1004529150[/font]...
白色咖啡厅 PCB Design
Problems with the amplifier analog signal output circuit
[Ask if you don't understand] Figures 1 and 2 are both recommended application diagrams for TPA3221. Figure 1 is in the application note, and Figure 2 is a typical application in the datasheet. [1] In...
shaorc Analog electronics
What should I do if rts.lib occupies too much storage space?
I am using dsp5402, and I have not added external memory to the board I designed. I added the rts.lib library file to the project, but the storage space occupied by this file alone is about ox2100, an...
wzheasy DSP and ARM Processors

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2100  2810  2387  1643  163  43  57  49  34  4 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号