B43888J2187M003 datasheet, PDF

B43888J2187M003: DescriptionAluminum Electrolytic Capacitor, Polarized, Aluminum (wet), 250V, 20% +Tol, 20% -Tol, 180uF, Through Hole Mount, RADIAL LEADED, ROHS COMPLIANT; CategoryPassive components capacitor; File Size713KB，27 Pages; ManufacturerTDK Corporation; Websitehttp://www.tdk.com; Environmental Compliance

Download Datasheet Parametric View All

B43888J2187M003 Overview

Aluminum Electrolytic Capacitor, Polarized, Aluminum (wet), 250V, 20% +Tol, 20% -Tol, 180uF, Through Hole Mount, RADIAL LEADED, ROHS COMPLIANT

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Objectid	1340842577
package instruction	,
Reach Compliance Code	compliant
Samacsys Description	Aluminum electrolytic capacitor, Single ended, Extended useful life - 105 °C,180uF,250V,18*40MM
Samacsys Manufacturer	TDK
Samacsys Modified On	2023-03-07 16:10:32
YTEOL	7.5
capacitance	180 µF
Capacitor type	ALUMINUM ELECTROLYTIC CAPACITOR
dielectric materials	ALUMINUM (WET)
leakage current	1.365 mA
Installation features	THROUGH HOLE MOUNT
negative tolerance	20%
Number of terminals	2
Maximum operating temperature	105 °C
Minimum operating temperature	-40 °C
Package shape	CYLINDRICAL PACKAGE
method of packing	BLISTER PACK
polarity	POLARIZED
positive tolerance	20%
Rated (DC) voltage (URdc)	250 V
ripple current	2400 mA
surface mount	NO
Delta tangent	0.2
Terminal shape	WIRE

Aluminum electrolytic capacitors

Single-ended capacitors

Series/Type:

Date:

B43888

December 2019

and the information contained therein without TDK Electronics' prior express consent is prohibited.

A diagram to understand the DAC's two's complement input and offset two's complement input: The table on the left is a two's complement input, [color=#ff0000] for a DAC that can output positive and negative voltages [/color] The highest bit represents the sign bit. If the sign bit = 0, it is...; wstt FPGA/CPLD

How to prevent the driver from loading automatically?: How can I prevent the driver from loading at startup in WINCE? Is it by modifying the registry or is there any other method? I want to load it manually using ActivateDeviceEx in the application....; 高手中的高手 Embedded System

PIC host cmt2300a slave spi read back error: /****Serial communication initialization***/ void spi_init() { TRISC2=0;//SDO is set to output TRISC5=0;//CSB is set to output TRISC3=0;//FCSB is set to output TRISC0=0;//SCK is set to output TRISC1=1...; 吴志雄 Microchip MCU

C5000-How to BOOT a program larger than 48K: [size=3] For C5000, the method of BOOT for programs larger than 48K: For C5000, the on-chip BOOT program moves the contents of the data area to the RAM in the program area after power-on, so the FLASH...; Jacktang Microcontroller MCU

SEED-DIML138 board diagram help: I am using the SEED-DIML138 development board, but the core board and motherboard pictures in the CD do not match. For example, the pins corresponding to their DIM interfaces do not match. The motherb...; weibo1988821 DSP and ARM Processors

Problems encountered when learning FPGA: I want to make a driver for CT1628, and use three pins to serially output several sections of code. But the current program cannot be compiled, I don't know why. The program requires: COMMEND data can...; kingdom152479 FPGA/CPLD

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components