EEWORLDEEWORLDEEWORLD

Part Number

Search

71T75602S150BG8

Description
IC sram 18mbit 150mhz 119bga
Categorystorage   
File Size401KB,23 Pages
ManufacturerIDT (Integrated Device Technology, Inc.)
Websitehttp://www.idt.com/
Download Datasheet View All

71T75602S150BG8 Online Shopping

Suppliers Part Number Price MOQ In stock  
71T75602S150BG8 - - View Buy Now

71T75602S150BG8 Overview

IC sram 18mbit 150mhz 119bga

512K x 36, 1M x 18
2.5V Synchronous ZBT™ SRAMs
2.5V I/O, Burst Counter
Pipelined Outputs
• 512K x 36, 1M x 18 memory configurations
• Supports high performance system speed - 200 MHz
(3.2 ns Clock-to-Data Access)
• ZBT
TM
Feature - No dead cycles between write and read
cycles
• Internally synchronized output buffer enable eliminates the
need to control
OE
• Single R/W (READ/WRITE) control pin
• Positive clock-edge triggered address, data, and control
signal registers for fully pipelined applications
• 4-word burst capability (interleaved or linear)
• Individual byte write (BW
1
-
BW
4
) control (May tie active)
• Three chip enables for simple depth expansion
• 2.5V power supply (±5%)
• 2.5V I/O Supply (V
DDQ
)
• Power down controlled by ZZ input
• Boundary Scan JTAG Interface (IEEE 1149.1 Compliant)
• Packaged in a JEDEC standard 100-pin plastic thin quad
flatpack (TQFP), 119 ball grid array (BGA)
IDT71T75602
IDT71T75802
Features
The IDT71T75602/802 are 2.5V high-speed 18,874,368-bit
(18 Megabit) synchronous SRAMs. They are designed to eliminate dead
bus cycles when turning the bus around between reads and writes, or
writes and reads. Thus, they have been given the name ZBT
TM
, or Zero
Bus Turnaround.
Address and control signals are applied to the SRAM during one
clock cycle, and two cycles later the associated data cycle occurs, be it
read or write.
The IDT71T75602/802 contain data I/O, address and control signal
registers. Output enable is the only asynchronous signal and can be used
to disable the outputs at any given time.
A Clock Enable
CEN
pin allows operation of the IDT71T75602/802
to be suspended as long as necessary. All synchronous inputs are ignored
when (CEN) is high and the internal device registers will hold their previous
values.
There are three chip enable pins (CE
1
, CE
2
,
CE
2
) that allow the
user to deselect the device when desired. If any one of these three is not
asserted when ADV/LD is low, no new memory operation can be initiated.
However, any pending data transfers (reads or writes) will be completed.
Description
Pin Description Summary
A
0
-A
19
CE
1
, CE
2
,
CE
2
OE
R/W
CEN
BW
1
,
BW
2
,
BW
3
,
BW
4
CLK
ADV/LD
LBO
TMS
TDI
TCK
TDO
TRST
ZZ
I/O
0
-I/O
31
, I/O
P1
-I/O
P4
V
DD
, V
DDQ
V
SS
Address Inputs
Chip Enables
Output Enable
Read/Write Signal
Clock Enable
Individual Byte Write Selects
Clock
Advance burst address / Load new address
Linear / Interleaved Burst Order
Test Mode Select
Test Data Input
Test Clock
Test Data Input
JTAG Reset (Optional)
Sleep Mode
Data Input / Output
Core Power, I/O Power
Ground
Input
Input
Input
Input
Input
Input
Input
Input
Input
Input
Input
Input
Output
Input
Input
I/O
Supply
Supply
Synchronous
Synchronous
Asynchronous
Synchronous
Synchronous
Synchronous
N/A
Synchronous
Static
N/A
N/A
N/A
N/A
Asynchronous
Synchronous
Synchronous
Static
Static
APRIL 2012
1
©2012 Integrated Device Technology, Inc.
DSC-5313/10
5313 tbl 01
[Award Ceremony] Take the "Switching Power Supply Component Selection" course and show your WEBENCH design to win an EVM discount coupon!
[b][color=#ff0000]Event details: [url]https://bbs.eeworld.com.cn/thread-372822-1-1.html[/url] [/color][/b] Thank you for your support and participation in this event. The following is the list of TPS5...
EEWORLD社区 Analogue and Mixed Signal
LPC1343 development board schematics and source code
Got it from somewhere else, share the schematic diagram and source code of LPC1343 development board...
gao1neng NXP MCU
Please help me solve the problem of incomplete display of child windows after the parent window is enlarged
Dear experts, I am making an application on the wince platform. I created a parent window, and a child window in the parent window to display a bmp picture (the parent window and the child window are ...
妖刀村正 Embedded System
ARM+UCLinux and LPC1758 related issues. Please help me understand
I want to develop something with lpc1758, using uclinux, but I have never used it before, can anyone tell me more about it? Also, I have a 2440 board, using linux2.6, but I don't know how to access th...
simple_head Linux and Android
A small problem for a novice making his own smart car, urgent...
What component can be used to detect whether the empty bottle is placed vertically or upside down?...
迈步xxzj 51mcu
Texas Instruments simplifies DDR memory power supply design with integrated switcher and LDO
High-efficiency power management ICs improve power supply performance, save board space, and minimize costsRecently, Texas Instruments (TI) launched a new integrated circuit (IC) that perfectly combin...
zbz0529 Analogue and Mixed Signal

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 761  478  102  2095  2059  16  10  3  43  42 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号