2200GG3F00J22KA datasheet, PDF

2200GG3F00J22KA: DescriptionStrain Guage Sensor, Gage, -15Psi Min, 15Psi Max, 0.25%, 0.20-10.20V, Cylindrical; CategoryThe sensor Sensor/transducer; File Size507KB，4 Pages; ManufacturerGems Sensors & Controls

Download Datasheet Parametric View All

2200GG3F00J22KA Overview

Strain Guage Sensor, Gage, -15Psi Min, 15Psi Max, 0.25%, 0.20-10.20V, Cylindrical

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Reach Compliance Code	unknown
Maximum accuracy(%)	0.25%
shell	STAINLESS STEEL
Nominal offset	0.20V
Maximum operating temperature	80 °C
Minimum operating temperature	-20 °C
Output range	0.20-10.20V
Output type	ANALOG VOLTAGE
Package Shape/Form	CYLINDRICAL
port type	9/16 MALE WITH SNUBBER
Maximum pressure range	15 Psi
Minimum pressure range	-15 Psi
Pressure sensing mode	GAGE
Sensor/Transducer Type	PRESSURE SENSOR,STRAIN GUAGE
Maximum supply voltage	35 V
Minimum supply voltage	1.5 V
Termination type	PLASTIC CABLE GLAND
Base Number Matches	1

Internal information - switching power supply design essentials and the entire design process: [b]Internal information - Switching power supply design essentials and the entire design process[/b]...; lixiaohai8211 Power technology

Warm condolences to the brothers and sisters who have completed the postgraduate entrance examination: The postgraduate entrance examination is over today. No matter what the result is, many people can be relieved temporarily. A friend of mine quit his job to prepare for the postgraduate entrance exami...; 向农 Talking about work

Impedance matching problem in measuring plate capacitance signal: I have been working on a circuit for measuring plate capacitance signals these days. The capacitor is used as a sensor, and its internal resistance is very large, but the input requirement of ADC samp...; qq4988 Analog electronics

See what is different about the code above, why the final result is different, and the second digit of the digital tube is abnormal: /* PORTB=SEG_CODE[Display_Buffer[2]]; PORTC=0X08; _delay_ms(1); PORTB=SEG_CODE[Display_Buffer[1]]; PORTC=0X10; _delay_ms(1); PORTB= SEG_CODE[Display_Buffer[0]]; PORTC=0X20; _delay_ms(1); PORTB=SEG_COD...; ldh20091 Microchip MCU

Four common ideas and techniques for FPGA design (I): FPGA/CPLD design ideas and techniques are a very large topic. Due to space limitations, this article only introduces some commonly used design ideas and techniques, including ping-pong operation, seri...; 呱呱 FPGA/CPLD

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components