5962-9760806QYA datasheet, PDF

Datasheet> All Categories > The embedded processor and controller> Microcontrollers and processors> 5962-9760806QYA

5962-9760806QYA: DescriptionRISC Microprocessor, 32-Bit, 200MHz, CMOS, CPGA255, CERAMIC, PGA-255; CategoryThe embedded processor and controller Microcontrollers and processors; File Size441KB，44 Pages; ManufacturerAtmel (Microchip)

Download Datasheet Parametric Compare View All

5962-9760806QYA Overview

RISC Microprocessor, 32-Bit, 200MHz, CMOS, CPGA255, CERAMIC, PGA-255

5962-9760806QYA Parametric

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Parts packaging code	PGA
package instruction	SPGA, BGA255,16X16,50
Contacts	255
Reach Compliance Code	unknown
ECCN code	3A001.A.2.C
Address bus width	32
bit size	32
boundary scan	YES
maximum clock frequency	66.7 MHz
External data bus width	64
Format	FLOATING POINT
Integrated cache	YES
JESD-30 code	S-CPGA-P255
JESD-609 code	e0
length	21 mm
low power mode	YES
Number of terminals	255
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
Package body material	CERAMIC, METAL-SEALED COFIRED
encapsulated code	SPGA
Encapsulate equivalent code	BGA255,16X16,50
Package shape	SQUARE
Package form	GRID ARRAY, SHRINK PITCH
Peak Reflow Temperature (Celsius)	NOT SPECIFIED
power supply	2.5,3.3 V
Certification status	Not Qualified
Filter level	MIL-PRF-38535 Class Q
Maximum seat height	3.84 mm
speed	200 MHz
Maximum supply voltage	2.625 V
Minimum supply voltage	2.375 V
Nominal supply voltage	2.5 V
surface mount	NO
technology	CMOS
Temperature level	MILITARY
Terminal surface	Tin/Lead (Sn/Pb)
Terminal form	PIN/PEG
Terminal pitch	1.27 mm
Terminal location	PERPENDICULAR
Maximum time at peak reflow temperature	NOT SPECIFIED
width	21 mm
uPs/uCs/peripheral integrated circuit type	MICROPROCESSOR, RISC
Base Number Matches	1

Preview

Download Datasheet

View All

Features

•

7.4 SPECint95, 6.1 SPECfp95 at 300 MHz (estimated)

Superscalar (3 instructions per clock peak)

Dual 16 KB Caches

Selectable Bus Clock

32-bit Compatibility PowerPC Implementation

On-chip Debug Support

typical = 3.5 Watts (266 MHz), Full Operating Conditions

Nap, Doze and Sleep Modes for Power Savings

Branch Folding

64-bit Data Bus (32-bit Data Bus Option)

4-Gbytes Direct Addressing Range

Pipelined Single/Double Precision Float Unit

IEEE 754 Compatible FPU

IEEE P 1149-1 Test Mode (JTAG/C0P)

INT

max = 300 MHz

BUS

max = 75 MHz

Compatible CMOS Input/TTL Output

Screening/Quality/Packaging

This product is manufactured in full compliance with:

•

CI-CGA 255: MIL-STD-883 class Q or According to ATMEL-Grenoble standards

CBGA 255: Upscreenings based upon ATMEL-Grenoble standards

Full Military Temperature Range (T

= -55°C, T

= +125°C)

IndustriaL Temperature Range (T

= -40°C, T

= +110°C)

Internal/IO Power Supply = 2.5 ± 5% // 3.3V ± 5%

255-lead CBGA Package and 255-lead CBGA with SCI (CI-CGA) Package

PowerPC

603e™ RISC

Microprocessor

Family

PID7t-603e

Specification

TSPC603R

Description

The PID7t-603e implementation of PowerPC 603e (after named 603r) is a low-power

implementation of reduced instruction set computer (RISC) microprocessors Pow-

erPC family. The 603r implements 32-bit effective addresses, integer data types of 8,

16 and 32 bits, and floating-point data types of 32 and 64 bits.

The 603r is a low-power 2.5/3.3-volt design and provides four software controllable

power-saving modes.

The 603r is a superscalar processor capable of issuing and retiring as many as three

instructions per clock. Instructions can execute out of order for increased perfor-

mance; however, the 603r makes completion appear sequential. The 603r integrates

five execution units and is able to execute five instructions in parallel.

The 603r provides independent on-chip, 16-Kbyte, four-way set-associative, physically

addressed caches for instructions and data and on-chip instruction and data Memory

Management Units (MMUs). The MMUs contain 64-entry, two-way set-associative,

data and instruction translation look aside bu ffers that provide suppor t for

demand-paged vir tual memor y address translation and variable-sized block

translation.

The 603r has a selectable 32- or 64-bit data bus and a 32-bit address bus. The 603r

interface protocol allows multiple masters to complete for system resources through a

central external arbiter. The 603r supports single-beat and burst data transfers for

memory accesses, and supports memory-mapped I/O.

Rev. 2125A–HIREL–04/02

TSPC603R

Introduction

The 603r is a low-power implementation of the PowerPC microprocessor family of

reduced instruction set computer (RISC) microprocessors. The 603r implements the

32-bit portion of the PowerPC architecture, which provides 32-bit effective addresses,

integer data types of 8, 16 and 32 bits, and floating-point data types of 32 and 64 bits.

For 64-bit PowerPC microprocessors, the PowerPC architecture provides 64-bit integer

data types, 64-bit addressing, and other features required to complete the 64-bit

architecture.

The 603r provides four software controllable power-saving modes. Three of the modes

(the nap, doze, and sleep modes) are static in nature, and progressively reduce the

amount of power dissipated by the processor. The fourth is a dynamic power manage-

ment mode that causes the functional units in the 603r to automatically enter a

low-power mode when the functional units are idle without affecting operational perfor-

mance, software execution, or any external hardware.

The 603r is a superscalar processor capable of issuing and retiring as many as three

instructions per clock. Instructions can execute out of order for increased performance;

however, the 603r makes completion appear sequential.

The 603e integrates five execution units — an integer unit (IU), a floating-point unit

(FPU), a branch processing unit (BPU), a load/store unit (LSU) and a system register

unit (SRU). The ability to execute five instructions in parallel and the use of simple

instructions with rapid execution times yield high efficiency and throughput for

603r-based systems. Most integer instructions execute in one clock cycle. The FPU is

pipelined so a single-precision multiply-add instruction can be issued every clock cycle.

The 603r provides independent on-chip, 16-Kbyte, four-way set-associative, physically

addressed caches for instructions and data and on-chip instruction and data memory

management units (MMUs). The MMUs contain 64-entry, two-way set-associative, data

and instruction translation look aside buffers (DTLB and ITLB) that provide support for

demand-paged virtual memory address translation and variable-sized block translation.

The TLBs and caches use a least recently used (LRU) replacement algorithm. The 603r

also supports block address translation through the use of two independent instruction

and data block address translation (IBAT and DBAT) arrays of four entries each. Effec-

tive addresses are compared simultaneously with all four entries in the BAT array during

block translation. In accordance with the PowerPC architecture, if an effective address

hits in both the TLB and BAT array, the BAT translation takes priority.

The 603r has a selectable 32- or 64-bit data bus and a 32-bit address bus. The 603r

interface protocol allows multiple masters to compete for system resources through a

central external arbiter. The 603r provides a three-state coherency protocol that sup-

ports the exclusive, modified, and invalid cache states. This protocol as a compatible

subset of the MESI (modified/exclusive/shared/invalid) four-state protocol and operates

coherently in systems that contain four-state caches. The 603r supports single-beat and

burst data transfers for memory accesses, and supports memory-mapped I/O.

The 603r uses an advanced, 0.29 µm 5 metal layer CMOS process technology and

maintains full interface compatibility with TTL devices.

2125A–HIREL–04/02

5962-9760806QYA Related Products

	5962-9760806QYA	5962-9760807QYA	5962-9760809QYA	5962-9760808QYA	5962-9760805QYA
Description	RISC Microprocessor, 32-Bit, 200MHz, CMOS, CPGA255, CERAMIC, PGA-255	RISC Microprocessor, 32-Bit, 233MHz, CMOS, CPGA255, CERAMIC, PGA-255	RISC Microprocessor, 32-Bit, 300MHz, CMOS, CPGA255, CERAMIC, PGA-255	RISC Microprocessor, 32-Bit, 266MHz, CMOS, CPGA255, CERAMIC, PGA-255	RISC Microprocessor, 32-Bit, 166MHz, CMOS, CPGA255, CERAMIC, PGA-255
Is it Rohs certified?	incompatible	incompatible	incompatible	incompatible	incompatible
Parts packaging code	PGA	PGA	PGA	PGA	PGA
package instruction	SPGA, BGA255,16X16,50	SPGA, BGA255,16X16,50	SPGA, BGA255,16X16,50	SPGA, BGA255,16X16,50	SPGA, BGA255,16X16,50
Contacts	255	255	255	255	255
Reach Compliance Code	unknown	unknown	compliant	unknown	unknown
ECCN code	3A001.A.2.C	3A001.A.2.C	3A001.A.2.C	3A001.A.2.C	3A001.A.2.C
Address bus width	32	32	32	32	32
bit size	32	32	32	32	32
boundary scan	YES	YES	YES	YES	YES
maximum clock frequency	66.7 MHz	75 MHz	75 MHz	75 MHz	66.7 MHz
External data bus width	64	64	64	64	64
Format	FLOATING POINT	FLOATING POINT	FLOATING POINT	FLOATING POINT	FLOATING POINT
Integrated cache	YES	YES	YES	YES	YES
JESD-30 code	S-CPGA-P255	S-CPGA-P255	S-CPGA-P255	S-CPGA-P255	S-CPGA-P255
JESD-609 code	e0	e0	e0	e0	e0
length	21 mm	21 mm	21 mm	21 mm	21 mm
low power mode	YES	YES	YES	YES	YES
Number of terminals	255	255	255	255	255
Maximum operating temperature	125 °C	125 °C	125 °C	125 °C	125 °C
Minimum operating temperature	-55 °C	-55 °C	-55 °C	-55 °C	-55 °C
Package body material	CERAMIC, METAL-SEALED COFIRED	CERAMIC, METAL-SEALED COFIRED	CERAMIC, METAL-SEALED COFIRED	CERAMIC, METAL-SEALED COFIRED	CERAMIC, METAL-SEALED COFIRED
encapsulated code	SPGA	SPGA	SPGA	SPGA	SPGA
Encapsulate equivalent code	BGA255,16X16,50	BGA255,16X16,50	BGA255,16X16,50	BGA255,16X16,50	BGA255,16X16,50
Package shape	SQUARE	SQUARE	SQUARE	SQUARE	SQUARE
Package form	GRID ARRAY, SHRINK PITCH	GRID ARRAY, SHRINK PITCH	GRID ARRAY, SHRINK PITCH	GRID ARRAY, SHRINK PITCH	GRID ARRAY, SHRINK PITCH
power supply	2.5,3.3 V	2.5,3.3 V	2.5,3.3 V	2.5,3.3 V	2.5,3.3 V
Certification status	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified
Filter level	MIL-PRF-38535 Class Q	MIL-PRF-38535 Class Q	MIL-PRF-38535 Class Q	MIL-PRF-38535 Class Q	MIL-PRF-38535 Class Q
Maximum seat height	3.84 mm	3.84 mm	3.84 mm	3.84 mm	3.84 mm
speed	200 MHz	233 MHz	300 MHz	266 MHz	166 MHz
Maximum supply voltage	2.625 V	2.625 V	2.625 V	2.625 V	2.625 V
Minimum supply voltage	2.375 V	2.375 V	2.375 V	2.375 V	2.375 V
Nominal supply voltage	2.5 V	2.5 V	2.5 V	2.5 V	2.5 V
surface mount	NO	NO	NO	NO	NO
technology	CMOS	CMOS	CMOS	CMOS	CMOS
Temperature level	MILITARY	MILITARY	MILITARY	MILITARY	MILITARY
Terminal surface	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)
Terminal form	PIN/PEG	PIN/PEG	PIN/PEG	PIN/PEG	PIN/PEG
Terminal pitch	1.27 mm	1.27 mm	1.27 mm	1.27 mm	1.27 mm
Terminal location	PERPENDICULAR	PERPENDICULAR	PERPENDICULAR	PERPENDICULAR	PERPENDICULAR
width	21 mm	21 mm	21 mm	21 mm	21 mm
uPs/uCs/peripheral integrated circuit type	MICROPROCESSOR, RISC	MICROPROCESSOR, RISC	MICROPROCESSOR, RISC	MICROPROCESSOR, RISC	MICROPROCESSOR, RISC
Base Number Matches	1	1	1	1	1

Recommended Resources

Small signal to large current photoelectric control circuit

Low cost high power factor electronic ballast circuit diagram

555 electronic ballast circuit

Active dual secondary bandpass filter circuit

845ddr computer motherboard circuit diagram_09

Video amplifier circuit: Video amplifier board-2

The analog input of AD7476 front end is fixed at around 1V: [color=#3d3d3d][font="][size=14px]AD7476 is normal when it is first used in the circuit. After running for a period of time, the front-end analog input part is fixed at about 1V and remains unchanged....; shj_23 Analog electronics

Password Forgotten Password Clearance Manual: Password Forgotten Password Clearance Manual 1. Crack the CMOS boot password To use a computer, you first need to turn it on. Therefore, the power-on password is the first thing we encounter. Although...; wo2000ailuo RF/Wirelessly

Where to put the driver DLL?: I compiled and generated a WINCE keyboard stream interface driver MYDRIVER.DLL. Where should I put it? How to compile it into the system? Please give me some advice. I have been struggling with this d...; digi01 Embedded System

TMS320F2407 AD Test Example: [align=left][color=rgb(102, 102, 102)][font=Tahoma][size=3]#include"2407.h" int ADRESULT[16]; volatile unsigned int *j; //define a pointer variable J； int i=0x00,cesi; //shield interrupt subroutine vo...; Aguilera DSP and ARM Processors

IPMPS21964 driving circuit diagram: IPMPS21964 driver circuit diagram. I hope it will be different from the peripheral circuit provided by Mitsubishi. Thank you....; furongbing Industrial Control Electronics

TM240160 LCD screen circuit connection: [i=s] This post was last edited by dong2213dong on 2017-10-2 22:33 [/i] Two or three months ago, I bought a Tianma LCD screen because it was cheap. I didn't study it carefully before buying it, and it...; dong2213dong MCU

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components