EEWORLDEEWORLDEEWORLD

Part Number

Search

A54SX32A-1FGG256

Description
fpga - field programmable gate array 48k system gates
CategoryProgrammable logic devices    Programmable logic   
File Size794KB,108 Pages
ManufacturerActel
Websitehttp://www.actel.com/
Environmental Compliance
Download Datasheet Parametric View All

A54SX32A-1FGG256 Online Shopping

Suppliers Part Number Price MOQ In stock  
A54SX32A-1FGG256 - - View Buy Now

A54SX32A-1FGG256 Overview

fpga - field programmable gate array 48k system gates

A54SX32A-1FGG256 Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
MakerActel
package instruction1 MM PITCH, ROHS COMPLIANT, FBGA-256
Reach Compliance Codecompliant
Other features32000 TYPICAL GATES AVAILABLE
maximum clock frequency278 MHz
Combined latency of CLB-Max1.1 ns
JESD-30 codeS-PBGA-B256
JESD-609 codee1
length17 mm
Humidity sensitivity level3
Configurable number of logic blocks2880
Equivalent number of gates48000
Number of entries203
Number of logical units2880
Output times203
Number of terminals256
Maximum operating temperature70 °C
Minimum operating temperature
organize2880 CLBS, 48000 GATES
Package body materialPLASTIC/EPOXY
encapsulated codeBGA
Encapsulate equivalent codeBGA256,16X16,40
Package shapeSQUARE
Package formGRID ARRAY
Peak Reflow Temperature (Celsius)260
power supply2.5,2.5/5 V
Programmable logic typeFIELD PROGRAMMABLE GATE ARRAY
Certification statusNot Qualified
Maximum seat height1.97 mm
Maximum supply voltage2.75 V
Minimum supply voltage2.25 V
Nominal supply voltage2.5 V
surface mountYES
technologyCMOS
Temperature levelCOMMERCIAL
Terminal surfaceTIN SILVER COPPER
Terminal formBALL
Terminal pitch1 mm
Terminal locationBOTTOM
Maximum time at peak reflow temperature40
width17 mm
v5.3
SX-A Family FPGAs
u e
Leading-Edge Performance
250 MHz System Performance
350 MHz Internal Performance
Specifications
12,000 to 108,000 Available System Gates
Up to 360 User-Programmable I/O Pins
Up to 2,012 Dedicated Flip-Flops
0.22
μ
/ 0.25
μ
CMOS Process Technology
Features
Hot-Swap Compliant I/Os
Power-Up/Down Friendly (No Sequencing Required
for Supply Voltages)
66 MHz PCI Compliant
Nonvolatile, Single-Chip Solution
Configurable I/O Support for 3.3 V / 5 V PCI, 5 V
TTL, 3.3 V LVTTL, 2.5 V LVCMOS2
2.5 V, 3.3 V, and 5 V Mixed-Voltage Operation with
5 V Input Tolerance and 5 V Drive Strength
Devices Support Multiple Temperature Grades
Configurable Weak-Resistor Pull-Up or Pull-Down
for I/O at Power-Up
Individual Output Slew Rate Control
Up to 100% Resource Utilization and 100% Pin
Locking
Deterministic, User-Controllable Timing
Unique In-System Diagnostic and Verification
Capability with Silicon Explorer II
Boundary-Scan Testing in Compliance with IEEE
Standard 1149.1 (JTAG)
Actel Secure Programming Technology with
FuseLock™ Prevents Reverse Engineering and
Design Theft
Table 1 •
SX-A Product Profile
Device
Capacity
Typical Gates
System Gates
Logic Modules
Combinatorial Cells
Dedicated Flip-Flops
Maximum Flip-Flops
Maximum User I/Os
Global Clocks
Quadrant Clocks
Boundary Scan Testing
3.3 V / 5 V PCI
Input Set-Up (External)
Speed Grades
2
Temperature Grades
Package (by pin count)
PQFP
TQFP
PBGA
FBGA
CQFP
Notes:
1. A maximum of 512 registers is possible if all 512 C cells are used to build an additional 256 registers.
2. All –3 speed grades have been discontinued.
A54SX08A
8,000
12,000
768
512
256
512
1
130
3
0
Yes
Yes
0 ns
–F, Std, –1, –2
C, I, A, M
208
100, 144
144
A54SX16A
16,000
24,000
1,452
924
528
990
180
3
0
Yes
Yes
0 ns
–F, Std, –1, –2, –3
C, I, A, M
208
100, 144
144, 256
A54SX32A
32,000
48,000
2,880
1,800
1,080
1,980
249
3
0
Yes
Yes
0 ns
–F, Std, –1, –2, –3
C, I, A, M
208
100, 144, 176
329
144, 256, 484
208, 256
A54SX72A
72,000
108,000
6,036
4,024
2,012
4,024
360
3
4
Yes
Yes
0 ns
–F, Std, –1, –2, –3
C, I, A, M
208
256, 484
208, 256
February 2007
© 2007 Actel Corporation
i
See the Actel website for the latest version of the datasheet.
How to drive LCD
I want to use an ST microcontroller to directly drive an LCD screen. When I use a 1/2 bias drive method, the screen has ghosting. Then I use an analog 1/3 bias, and the com end uses a resistor divider...
啸月 stm32/stm8
PowerLogic Tutorial (Shanghai Yinli).
PowerLogic Tutorial (Shanghai Yinli)....
fighting PCB Design
[AT-START-F425 Review] + Hardware I2C and software simulation I2C speed comparison
1. Introduction This article uses AT32F425 to drive SSD1306 OLED to test the I2C rate. For detailed code operations on OLED, please refer to [GD32L233C-START Review] 6. Hardware I2C drive 0.96-inch OL...
freeelectron Domestic Chip Exchange
Please tell me what is the red striped area generated in the pcb after executing UPDATE PCB TO ...
I would like to ask, after executing UPDATE PCB TO ..., what is the red stripe area generated in the PCB? As shown in the figure below, what is the red stripe area where 2 is located and what is its f...
一沙一世 stm32/stm8
StreamWriter.Dispose() issue in mobile
I wrote a log thread class on a PC. When I switched to a mobile device, it prompted that StreamWriter.Dispose() was inaccessible because it was restricted by the protection level. After I commented th...
hoyden Embedded System
Infinite chip
Do chips have to be made small? 3 nanometers, 1 nanometer, or even 0.1 nanometer or smaller? On a whim, can we do the opposite? Make a number of chips, which we will temporarily call infinitely large,...
zhouz6631 Domestic Chip Exchange

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1959  1101  2728  2363  560  40  23  55  48  12 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号