AX1000-2FGG484 datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Programmable logic devices> Programmable logic> AX1000-2FGG484

AX1000-2FGG484: Descriptionfpga - field programmable gate array 1M system gates; CategoryProgrammable logic devices Programmable logic; File Size6MB，230 Pages; ManufacturerActel; Websitehttp://www.actel.com/; Environmental Compliance

Download Datasheet Parametric View All

AX1000-2FGG484 Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	AX1000-2FGG484	-	-	View	Buy Now

AX1000-2FGG484 Overview

fpga - field programmable gate array 1M system gates

AX1000-2FGG484 Parametric

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Maker	Actel
package instruction	1 MM PITCH, FBGA-484
Reach Compliance Code	compliant
Other features	1000000 SYSTEM GATES AVAILABLE
maximum clock frequency	870 MHz
Combined latency of CLB-Max	0.74 ns
JESD-30 code	S-PBGA-B484
JESD-609 code	e1
length	23 mm
Humidity sensitivity level	3
Configurable number of logic blocks	12096
Equivalent number of gates	612000
Number of entries	516
Number of logical units	18144
Output times	516
Number of terminals	484
Maximum operating temperature	70 °C
Minimum operating temperature
organize	12096 CLBS, 612000 GATES
Package body material	PLASTIC/EPOXY
encapsulated code	BGA
Encapsulate equivalent code	BGA484,22X22,40
Package shape	SQUARE
Package form	GRID ARRAY
Peak Reflow Temperature (Celsius)	250
power supply	1.5,1.5/3.3,2.5/3.3 V
Programmable logic type	FIELD PROGRAMMABLE GATE ARRAY
Certification status	Not Qualified
Maximum seat height	2.44 mm
Maximum supply voltage	1.575 V
Minimum supply voltage	1.425 V
Nominal supply voltage	1.5 V
surface mount	YES
technology	CMOS
Temperature level	COMMERCIAL
Terminal surface	TIN SILVER COPPER
Terminal form	BALL
Terminal pitch	1 mm
Terminal location	BOTTOM
Maximum time at peak reflow temperature	40
width	23 mm

Preview

Download Datasheet

View All

v2.8

Axcelerator Family FPGAs

u e

™

Leading-Edge Performance

•

350+ MHz System Performance

500+ MHz Internal Performance

High-Performance Embedded FIFOs

700 Mb/s LVDS Capable I/Os

Up to 2 Million Equivalent System Gates

Up to 684 I/Os

Up to 10,752 Dedicated Flip-Flops

Up to 295 kbits Embedded SRAM/FIFO

Manufactured on Advanced 0.15

μm

CMOS Antifuse

Process Technology, 7 Layers of Metal

Single-Chip, Nonvolatile Solution

Up to 100% Resource Utilization with 100% Pin Locking

1.5V Core Voltage for Low Power

Footprint Compatible Packaging

Flexible, Multi-Standard I/Os:

– 1.5V, 1.8V, 2.5V, 3.3V Mixed Voltage Operation

– Bank-Selectable I/Os – 8 Banks per Chip

– Single-Ended I/O Standards: LVTTL, LVCMOS, 3.3V

PCI, and 3.3V PCI-X

– Differential I/O Standards: LVPECL and LVDS

AX125

125,000

82,000

672

1,344

18,432

168

504

180

Specifications

•

Features

•

Voltage-Referenced I/O Standards: GTL+, HSTL

Class 1, SSTL2 Class 1 and 2, SSTL3 Class 1 and 2

– Registered I/Os

– Hot-Swap Compliant I/Os (except PCI)

– Programmable Slew Rate and Drive Strength on

Outputs

– Programmable Delay and Weak Pull-Up/Pull-Down

Circuits on Inputs

Embedded Memory:

– Variable-Aspect 4,608-bit RAM Blocks (x1, x2, x4,

x9, x18, x36 Organizations Available)

– Independent, Width-Configurable Read and Write Ports

– Programmable Embedded FIFO Control Logic

Segmentable Clock Resources

Embedded Phase-Locked Loop:

– 14-200 MHz Input Range

– Frequency Synthesis Capabilities up to 1 GHz

Deterministic, User-Controllable Timing

Unique In-System Diagnostic and Debug Capability

with Actel Silicon Explorer II

Boundary-Scan Testing Compliant with IEEE Standard

1149.1 (JTAG)

FuseLock

Secure Programming Technology

Prevents Reverse Engineering and Design Theft

–

Table 1-1 •

Axcelerator Family Product Profile

Device

Capacity (in Equivalent System Gates)

Typical Gates

Modules

Combinatorial (C-cells)

Maximum Flip-Flops

Embedded RAM/FIFO

Number of Core RAM Blocks

Total Bits of Core RAM

Clocks (Segmentable)

Hardwired

Routed

PLLs

I/Os

I/O Banks

Maximum User I/Os

Maximum LVDS Channels

Total I/O Registers

Package

CSP

PQFP

BGA

FBGA

CQFP

CCGA

AX250

250,000

154,000

1,408

2,816

55,296

248

124

744

AX500

500,000

286,000

2,688

5,376

73,728

336

168

1,008

AX1000

1,000,000

612,000

6,048

12,096

165,888

516

258

1,548

AX2000

2,000,000

1,060,000

10,752

21,504

294,912

684

342

2,052

208

256, 324

256, 484

208, 352

208

484, 676

208, 352

729

484, 676, 896

352

624

896, 1152

256, 352

624

October 2009

See the Actel website for the latest version of the datasheet.

Axcelerator Family FPGAs

Table of Contents

General Description

Device Architecture . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1-1

Programmable Interconnect Element . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1-1

Logic Modules . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1-2

Embedded Memory . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1-4

I/O Logic . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1-4

Routing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1-5

Global Resources . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1-5

Low Power (LP) Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1-6

Design Environment . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1-6

Programming . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1-7

In-System Diagnostic and Debug Capabilities . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1-7

Summary . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1-7

Related Documents . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1-8

Detailed Specifications

Operating Conditions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-1

Thermal Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-6

I/O Specifications . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-9

Voltage-Referenced I/O Standards . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-32

Differential Standards . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-39

Module Specifications . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-43

Routing Specifications . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-50

Global Resources . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-55

Axcelerator Clock Management System . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-63

Embedded Memory . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-72

Other Architectural Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-89

Programming . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-91

Package Pin Assignments

180-Pin CSP . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3-1

729-Pin PBGA . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3-4

256-Pin FBGA . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3-12

324-Pin FBGA . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3-18

484-Pin FBGA . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3-22

676-Pin FBGA . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3-36

896-Pin FBGA . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3-49

v2.8

Recommended Resources

Wiring circuit of three-phase three-wire active energy meter with current transformer

Contactor mutual switching circuit for dual power supply part 2

Long time timing circuit composed of 555

Electrical schematic diagram of B2016A gantry planer - main circuit

AD590 single point temperature control circuit

Constant voltage source with load current up to 5A

Looking for experts or studios familiar with MSP430G series products to cooperate with: The product hardware and software have been released. However, due to personnel changes in the company, the factory needs to develop a small test program to test the production line process. The total...; zpmanr Microcontroller MCU

Π-type LC filter in power supply in single chip microcomputer circuit: I want to make a STM32F429 core board recently. In addition to the SDRAM EEPROM Ethernet transceiver chip circuit and the most basic minimum system circuit, the board does not plan to add an LDO power...; 燕园技术宅 Analog electronics

Share some good content I saw recently in deyisupport: [align=left][size=3][font=微软雅黑][color=#0000ff][b][url=http://www.deyisupport.com/question_answer/microcontrollers/hercules/f/70/t/71453.aspx]Hercules MCU uses HET to implement three-phase complementar...; wsxzaq DSP and ARM Processors

I'm looking for the oem23.inf file under win7 64-bit system (to solve the problem of not being able to install the STM32 virtual serial port driver), thank you!: There are already some great posts on the site about how to completely solve the problem of Win7-64 not being able to install the STM32 virtual serial port driver. Although most people can succeed, I ...; hillman stm32/stm8

The school has aerospace-related things. Will they provide launch pads?: When I applied for TI samples, they said the school had something related to aerospace, so I rejected it directly. Will they give me a launch pad? It seems that the school gave away launch pads in the...; ayu_ag Microcontroller MCU

Men, take a day off today.: Today is 8 3 Men's Day. Everyone is so busy at work every day, so reward yourself today. Go back and be the emperor again, and turn things around for a day, hahaha~The definition of a man found on Bai...; 凯哥 Talking

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components