EEWORLDEEWORLDEEWORLD

Part Number

Search

VM15756200J0G

Description
Barrier Strip Terminal Block
CategoryThe connector   
File Size118KB,1 Pages
ManufacturerAmphenol
Websitehttp://www.amphenol.com/
Environmental Compliance
Download Datasheet Parametric View All

VM15756200J0G Overview

Barrier Strip Terminal Block

VM15756200J0G Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
Objectid1969871139
Reach Compliance Codeunknown
ECCN codeEAR99
YTEOL7.3
Other featuresSTANADARD: UL 94V-0, POLYETHYLENE
Fastening methodSCREW CLAMP
Installation typeCONNECTOR
Number of layers1
Rows1
Number of channels15
Rated current10 A
Rated voltage300 V
safety certificateCUL; TUV; UL
Terminal and terminal strip typesBARRIER STRIP TERMINAL BLOCK
Conductor cross section2.5 mm2
Wire gauge12 AWG
VM xx 75 x 2 00J0 G
c
us
TUV
PDS: Rev :A
STATUS:Released
Printed: Jul 01, 2014
Capacitor problem of 7805.
Have you ever noticed the capacitors on the front and back of a 7805? How should the electrolytic capacitors on the front and back be placed? If there is only one, should it be placed on the front or ...
zhaojun_xf Discrete Device
Stepper Motor Problems
I want to use a single-chip microcomputer to control two stepper motors so that they can work independently. Both are three-phase six-beat, each with three phases A, B, and C, so only three bits in on...
okinto0924 Embedded System
New factory stock TFT2.8 with touch screen without copycat logo 15 yuan per piece
Brand new factory stock TFT2.8 with touch screen without copycat label 15 yuan per piece, within 10 pieces, free shipping within Guangdong Province for less than 50 pieces, additional shipping fee for...
ylyfxzsx Buy&Sell
Summary of official information about the competition development board GD32-colibri-F350RX
[size=3]Updated: 2018-8-16[/size] [size=3][b]{:1_102:}The competition is still accepting registrations. [url=https://www.eeworld.com.cn/huodong/Gigadevice_GD32F350Contest_201808/][color=#0066cc]Click ...
nmg GD32 MCU
Clock problem in cycloneIII EP3C5E144C8N
This chip has 8 clock pins clk[7..0]. I want to input a clock to pll, and then lead out an output clock pin to DAC. I plan to select clk[0] as the clock input pin and clk[4] as the output pin. Is that...
ominous2012 FPGA/CPLD
CH582M-EVT development environment construction
Go to the development tool website and find two integrated development environments. Excuse me, which development environment is the example for? I haven't used Eclipse before, so I'll just try the or...
kangkls Domestic Chip Exchange

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 513  2374  734  2555  82  11  48  15  52  2 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号