800E680FT7200XJ24 datasheet, PDF

800E680FT7200XJ24: DescriptionCeramic Capacitor, Multilayer, Ceramic, 7200V, 1% +Tol, 1% -Tol, C0G, 30ppm/Cel TC, 0.000068uF, Surface Mount, 3838, CHIP; CategoryPassive components capacitor; File Size748KB，6 Pages; ManufacturerAVX; Environmental Compliance

Download Datasheet Parametric View All

800E680FT7200XJ24 Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	800E680FT7200XJ24	-	-	View	Buy Now

Ceramic Capacitor, Multilayer, Ceramic, 7200V, 1% +Tol, 1% -Tol, C0G, 30ppm/Cel TC, 0.000068uF, Surface Mount, 3838, CHIP

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Objectid	145516809876
package instruction	CHIP
Reach Compliance Code	compliant
ECCN code	EAR99
YTEOL	6.1
capacitance	0.000068 µF
Capacitor type	CERAMIC CAPACITOR
dielectric materials	CERAMIC
high	4.83 mm
JESD-609 code	e3
length	9.65 mm
Installation features	SURFACE MOUNT
multi-layer	Yes
negative tolerance	1%
Number of terminals	2
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
Package form	SMT
method of packing	TRAY
positive tolerance	1%
Rated (DC) voltage (URdc)	7200 V
size code	3838
surface mount	YES
Temperature characteristic code	C0G
Temperature Coefficient	30ppm/Cel ppm/°C
Terminal surface	Tin (Sn) - with Nickel (Ni) barrier
Terminal shape	WRAPAROUND
width	9.65 mm

Battery Pack SOC: Battery pack SOCFor battery packs, the current fuel gauge implementation methods mainly include TI's impedance tracking, current integration coulomb counter, Kalman filtering, and estimated open circu...; QWE4562009 Discrete Device

Improving variable speed trigger switches for power tools with capacitive sensing: Imagine a construction site where an impact drill does not respond every time the trigger is pressed, or a drill press/screwdriver is running at full speed, even though the user barely touches the tri...; maylove Analogue and Mixed Signal

reset problem: In Xilinx FPGA, SRL can be implemented by LUT. If no reset signal is added in the code, the result of synthesis is only LUT and register. If reset is added, the result of synthesis still has some FF. ...; eeleader FPGA/CPLD

Water temperature control system: [i=s]This post was last edited by paulhyde on 2014-9-15 09:41[/i]Temperature sensor with accuracy below 0.5 [[i]This post was last edited by Run~1 on 2010-8-14 21:28[/i]]...; Run~1 Electronics Design Contest

【LPC54102】——Use IAR to run Wanli's LPC54102 development board: [size=10.5000pt]//*************************************[/size] [ size=10.5000pt]To install for IAR...[/size] [size=10.5000pt] [/size] [size=10.5000pt]1) Locate your IAR install directory.[/size] [size...; mars4zhu NXP MCU

Help change the 89c52 16x32 LED dot matrix assembly into C language: [localimg=1081,556]1[/localimg] The following is the code; Pin definition ;************************************************ *********************** ROW0 EQU P2.0 ROW1 EQU P2.1 COL0 EQU P2.2 COL1 EQU P...; 741342386 51mcu

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components