EEWORLDEEWORLDEEWORLD

Part Number

Search
 PDF

846-076-541-803

Description
Card Edge Connector, 76 Contact(s), 2 Row(s), Female, 0.125 inch Pitch, Wire Wrap Terminal, Hole .116, Green Insulator,
CategoryThe connector    The connector   
File Size291KB,3 Pages
ManufacturerEDAC
Environmental Compliance
Download Datasheet Parametric View All

846-076-541-803 Online Shopping

Suppliers Part Number Price MOQ In stock  
846-076-541-803 - - View Buy Now

846-076-541-803 Overview

Card Edge Connector, 76 Contact(s), 2 Row(s), Female, 0.125 inch Pitch, Wire Wrap Terminal, Hole .116, Green Insulator,

846-076-541-803 Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
Objectid145291754946
Reach Compliance Codecompliant
body width0.37 inch
subject depth0.6 inch
body length5.035 inch
Connector typeCARD EDGE CONNECTOR
Contact completed and terminatedTin (Sn) - with Nickel (Ni) barrier
Contact point genderFEMALE
contact modeRECTANGULAR
Contact resistance10 mΩ
Contact styleBELLOWED TYPE
Dielectric withstand voltage2121VAC V
Filter functionNO
Insulation resistance5000000000 Ω
Insulator colorGREEN
insulator materialDIALLYL PHTHALATE
JESD-609 codee3
Plug contact pitch0.125 inch
Mixed contactsNO
Installation option 1HOLE .116
Installation option 2LOCKING
Number of connectorsONE
Number of rows loaded2
Maximum operating temperature125 °C
Minimum operating temperature-40 °C
OptionsGENERAL PURPOSE
Rated current (signal)3 A
GuidelineUL
Terminal length0.75 inch
Termination typeWIRE WRAP
Total number of contacts76
UL Flammability Code94V-0
[Novice FPGA VHDL Learning Post] Post 6 Flashing Light
[align=center][Rookie FPGA VHDL Learning Post] Post 6 [font=Times New Roman] [/font] Flashing Light [/align][align=left][font=Times New Roman][color=#000000] [/color][/font][/align][align=left][b]The ...
常见泽1 FPGA/CPLD
How to get the frame length
My method: The total length of the IP + 14 (Ethernet header length) = the length of the entire frame. However, most packets captured by IRIS can be calculated using my method, but sometimes it is not ...
xuchenjian Embedded System
What does this program mean about cc2530?
Macro definition for setting T3 overflow interrupt register **********************************************/ #define TIMER34_ENABLE_OVERFLOW_INT(timer,val) \ (T3CTL = (val) ? T3CTL | 0x08 : T3CTL & ~0x...
mr.jiang RF/Wirelessly
Verilog HDL---Blocking and Non-Blocking Assignments
General usage of blocking and non-blocking assignments:1 ) Using blocking assignment in the always block that describes the combinational logic will synthesize into a combinational logic circuit struc...
捍卫真理 FPGA/CPLD
Address decoding mechanism of GOMC of AM335X
I need to use GPMC to expand a ferroelectric chip, so I need to set up GPMC. But I don't quite understand how to set the value of the GPMC_CONFIG7_i register. If anyone has experience in this area, pl...
sundhhy DSP and ARM Processors
Help: About AD6654 down-conversion chip
I recently purchased some AD6654 chips and the evaluation board AD6654/PCBZ. During the debugging of this board, some problems occurred. ADI's technical support likes to play dead (it is recommended n...
foster Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1867  2654  1678  1894  2788  38  54  34  39  57 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号