EEWORLDEEWORLDEEWORLD

Part Number

Search

B82482-B1600-A

Description
Ferrite Chip, 1 Function(s), 0.2A, EIA STD PACKAGE SIZE 0603, 2 PIN
CategoryAnalog mixed-signal IC    filter   
File Size103KB,10 Pages
ManufacturerTDK Corporation
Websitehttp://www.tdk.com
Download Datasheet Parametric View All

B82482-B1600-A Overview

Ferrite Chip, 1 Function(s), 0.2A, EIA STD PACKAGE SIZE 0603, 2 PIN

B82482-B1600-A Parametric

Parameter NameAttribute value
Objectid1966497468
Reach Compliance Codeunknown
ECCN codeEAR99
CertificationIEC
Maximum DC resistance0.2 Ω
filter typeFERRITE CHIP
high0.8 mm
JESD-609 codee3
length1.6 mm
Installation typeSURFACE MOUNT
Number of functions1
Number of terminals2
Output impedance60 OHM Ω
method of packingTAPE AND REEL
Rated current0.2 A
Terminal surfaceTIN OVER NICKEL
width0.8 mm
SMT Ferrite Beads
B82482-B
… B82486-B
Rated impedance 30 to 2000
Rated current 0,1 to 0,5 A
Construction
s
Size 0603 to 1210 (EIA) or 1608 to 3225 (IEC)
s
Multilayer technology with ferrite
Features
s
Broadband attenuation
s
Suitable for reflow (IR and vapor phase)
and wave soldering
Applications
Prevention of high-frequency EMI in
s
computers, printers
s
VCRs, TVs
s
cordless phones
s
mobile phones
Terminals
s
Tinned
s
Ni intermediate layer
Marking
No marking on component
Minimum marking on reel:
Manufacturer, part number, ordering code,
Z
value and tolerance of
Z
value,
quantity, date of packing
Delivery mode
8-mm blister tape wound on 178-mm
reel
For details on taping, packing and packing units
see page 234
225
04/00
Erasure Codes in Storage Systems — Finite Fields (Part 3)
[url=http://www.tuicool.com/articles/RZjAB3]Original address[/url] [p=null, 1, left][color=rgb(51, 51, 51)][backcolor=rgb(254, 254, 254)][font="]Finite field is the basic field for operations in erasu...
白丁 FPGA/CPLD
Shenzhen-Nanyou-Fresh or one-year-old-MSP430-Recruitment
Are there any students who are familiar with MSP430 and want to find a job? Our company is looking for electronic engineers who are familiar with MSP430 and 51 single-chip microcomputer applications. ...
derick Recruitment
How to generate data source inside FPGA
How to express it with Verilog code: A continuously sent data packet is generated in the FPGA, the size is 7190, the packet header is 32 bits, the data in the packet body is a continuously increasing ...
eeleader FPGA/CPLD
Spreadtrum, MediaTek, Qualcomm processor parameter comparison table
I would like to share with you the parameter comparison table of Spreadtrum, MediaTek and Qualcomm processorseeworldpostqq...
Aguilera Mobile and portable
Send a device book
I would like to share some basic device knowledge....
shushan Analog electronics
Today’s award-winning live broadcast at 10 a.m.: Getting started with ADI’s software-defined radio ADALM-Pluto
Today’s award-winning live broadcast at 10 a.m.: Getting started with ADI’s software-defined radio ADALM-Pluto Click here to enter the live broadcast Live broadcast time: 10:00-11:30 am, September 21,...
EEWORLD社区 ADI Reference Circuit

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2336  1052  2308  1176  2386  48  22  47  24  49 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号