387316616 datasheet, PDF - EEWORLD Datasheet

387316616: DescriptionBarrier Strip Terminal Block, 1 Row(s), 1 Deck(s), ROHS COMPLIANT; CategoryThe connector terminals; File Size189KB，2 Pages; ManufacturerMolex; Websitehttps://www.molex.com/molex/home; Environmental Compliance

Download Datasheet Parametric View All

387316616 Overview

Barrier Strip Terminal Block, 1 Row(s), 1 Deck(s), ROHS COMPLIANT

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Maker	Molex
package instruction	ROHS COMPLIANT
Reach Compliance Code	unknown
ECCN code	EAR99
Other features	THERMOPLASTIC
Fastening method	SCREW
Installation type	BOARD
Number of layers	1
Rows	1
Number of channels	16
Terminal and terminal strip types	BARRIER STRIP TERMINAL BLOCK
Base Number Matches	1

Year-end summary 2015 has gone quietly, and 2016 has come quietly: [i=s]This post was last edited by damiaa on 2016-1-5 09:31[/i] [size=5][color=#008080]2015 has gone quietly, and 2016 has quietly arrived[/color] [/size][size=3][color=#006400]At the end of each year,...; damiaa Talking

Are these two sentences the same?: From EEWORLD cooperation group: arm linux fpga embedded 0 (49900581) Group leader: wangkj I have a question: GPBCON = (<<(5*2)); BPB5 is set as output; Is it the same as this sentence BPBCON＝ 0X FFFFE...; IC-leguan FPGA/CPLD

Everyone is in danger this winter, so shouldn't we just move forward positively?: It is said that the economy is in recession now, especially in the IT industry. White-collar workers in Beijing and Shanghai are in danger. 178 companies have submitted a list of layoffs. I am in Shen...; 远在天边 Talking

After you buy a new mobile phone, what do you usually do with the old one?: [i=s]This post was last edited by qwqwqw2088 on 2019-5-4 19:10[/i] [color=#333333][font=Arial, "][size=5]After buying a new mobile phone, what do you usually do with the old one?[/size][/font][/color]...; qwqwqw2088 Talking

AC RMS FPGA Utility: clk: system clock; rst: reset signal clk1us: the clock for sampling AC signals; pulse: AC signal zero-crossing square wave data: sine input data rms_div: The sum of the sampled data in one cycle accor...; eeleader FPGA/CPLD

I wrote an 8051 program myself - please help me: org 2000h ljmp start org 0003h ljmp rr start: mov r0,#00h mov r1,#00h loop: cjne r0,#1h,l1 loop1: mov p2,r1 xch a, r1 add a, #01h acall delay da a xch a , r1 cjne r1,#1,loop ljmp loop1 l1: cjne r0,#2h...; heningbo 51mcu

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components