BF075-38-I-0830-N-A datasheet, PDF

BF075-38-I-0830-N-A: DescriptionBoard Connector, 38 Contact(s), 2 Row(s), Female, Right Angle, 0.079 inch Pitch, Surface Mount Terminal, Locking, Black Insulator,; File Size142KB，1 Pages; ManufacturerGlobal Connector Technology; Environmental Compliance

Download Datasheet Parametric View All

BF075-38-I-0830-N-A Overview

Board Connector, 38 Contact(s), 2 Row(s), Female, Right Angle, 0.079 inch Pitch, Surface Mount Terminal, Locking, Black Insulator,

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Objectid	1480218975
Reach Compliance Code	compliant
Country Of Origin	Mainland China
ECCN code	EAR99
YTEOL	8.4
body width	0.199 inch
subject depth	0.327 inch
body length	1.512 inch
Body/casing type	SOCKET
Connector type	BOARD CONNECTOR
Contact to complete cooperation	GOLD (30)
Contact completed and terminated	TIN OVER NICKEL
Contact point gender	FEMALE
Contact material	COPPER ALLOY
contact mode	RECTANGULAR
Contact resistance	20 mΩ
Contact style	SQ PIN-SKT
Dielectric withstand voltage	500VAC V
Filter function	NO
Insulation resistance	1000000000 Ω
Insulator color	BLACK
insulator material	POLYAMIDE6T
JESD-609 code	e3
Plug contact pitch	0.079 inch
Match contact row spacing	0.079 inch
Plug information	MULTIPLE MATING PARTS AVAILABLE
Mixed contacts	NO
Installation option 1	LOCKING
Installation method	RIGHT ANGLE
Installation type	BOARD
Number of connectors	ONE
PCB row number	2
Number of rows loaded	2
Maximum operating temperature	105 °C
Minimum operating temperature	-40 °C
Options	GENERAL PURPOSE
PCB contact pattern	RECTANGULAR
PCB contact row spacing	6.9 mm
Plating thickness	30u inch
Rated current (signal)	2 A
Guideline	UL
Terminal pitch	2 mm
Termination type	SURFACE MOUNT
Total number of contacts	38
UL Flammability Code	94V-0

Altera PCIe IP Core Development: I have studied it for a long time, but I can't figure it out. Has anyone used Altera's PCIe IP core? ? ? Urgent! ! ! Thank you! ! ! Please help me......; wlh_yuer FPGA/CPLD

Gag FreeRTOS\PWM: Be nice to your own board in the future. No one knows what it will experience after leaving you. I squeezed out some time these two days to port FreeRTOS. It's just a joke without too many details.The...; 908508455a GD32 MCU

Altera DDR2 IP usage issues: The Altera DDR2 IP is used on Cyclone III. What is the I/O level of its CLK? SSTL or differential SSTL? Also, does anyone have a successful use case? !...; eeleader FPGA/CPLD

[Liquid Level Sensor Evaluation] LED Liquid Level Indicator: [i=s]This post was last edited by jinglixixi on 2021-9-8 23:48[/i]In addition to using digital tubes to display the value of analog quantities, it is more intuitive to use LED modules to indicate the ...; jinglixixi Sensor

Software burning problem: When programming FPGA, an error message like "can't recognize silicon ID for device1" appears. What's going on? ? I searched online but still don't understand. Please help! ! !...; xxhhzz FPGA/CPLD

[Information sharing] "CAN bus technology basics" is very interesting and not boring: I just got started with CAN communication and needed some information, so I searched the Internet. This 45 document is very good and not boring at all. The author is really good, but he didn't sign hi...; leekp Embedded System

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components