EEWORLDEEWORLDEEWORLD

Part Number

Search

CDS-1402MC

Description

CDS-1402MC amplifier basic information:

CDS-1402MC is a SAMPLE AND HOLD CIRCUIT. The commonly used packaging method is DIP,

CDS-1402MC amplifier core information:

The minimum operating temperature of CDS-1402MC is and the maximum operating temperature is 70 °C. Its peak reflow temperature is NOT SPECIFIED

The nominal supply voltage of the CDS-1402MC is 5 V, and its corresponding nominal negative supply voltage is -5 V. The width of CDS-1402MC is: 15.24 mm.

Related dimensions of CDS-1402MC:

CDS-1402MC has 24 terminals. Its terminal position type is: DUAL. Terminal pitch is 2.54 mm. Total pins: 24

CDS-1402MC amplifier additional information:

Its temperature grade is: COMMERCIAL. CDS-1402MC is not Rohs certified. The corresponding JESD-30 code is: R-CDIP-T24. The corresponding JESD-609 code is: e4. The packaging code of CDS-1402MC is: DIP.

CDS-1402MC packaging materials are mostly CERAMIC, METAL-SEALED COFIRED. The package shape is RECTANGULAR. The CDS-1402MC package pin format is: IN-LINE. Its terminal form is: THROUGH-HOLE. The maximum seat height is 5.969 mm.

CategoryAnalog mixed-signal IC    Amplifier circuit   
File Size201KB,8 Pages
ManufacturerC&D
Alternative parts:CDS-1402MC
Download Datasheet Parametric Compare View All

CDS-1402MC Overview

CDS-1402MC amplifier basic information:

CDS-1402MC is a SAMPLE AND HOLD CIRCUIT. The commonly used packaging method is DIP,

CDS-1402MC amplifier core information:

The minimum operating temperature of CDS-1402MC is and the maximum operating temperature is 70 °C. Its peak reflow temperature is NOT SPECIFIED

The nominal supply voltage of the CDS-1402MC is 5 V, and its corresponding nominal negative supply voltage is -5 V. The width of CDS-1402MC is: 15.24 mm.

Related dimensions of CDS-1402MC:

CDS-1402MC has 24 terminals. Its terminal position type is: DUAL. Terminal pitch is 2.54 mm. Total pins: 24

CDS-1402MC amplifier additional information:

Its temperature grade is: COMMERCIAL. CDS-1402MC is not Rohs certified. The corresponding JESD-30 code is: R-CDIP-T24. The corresponding JESD-609 code is: e4. The packaging code of CDS-1402MC is: DIP.

CDS-1402MC packaging materials are mostly CERAMIC, METAL-SEALED COFIRED. The package shape is RECTANGULAR. The CDS-1402MC package pin format is: IN-LINE. Its terminal form is: THROUGH-HOLE. The maximum seat height is 5.969 mm.

CDS-1402MC Parametric

Parameter NameAttribute value
Is it Rohs certified?incompatible
MakerC&D
Parts packaging codeDIP
package instructionDIP,
Contacts24
Reach Compliance Codeunknown
ECCN codeEAR99
Maximum acquisition time0.1 µs
Nominal acquisition time0.06 µs
Amplifier typeSAMPLE AND HOLD CIRCUIT
Minimum analog input voltage2.5 V
maximum rate of descent25000 V/s
JESD-30 codeR-CDIP-T24
JESD-609 codee4
Negative supply voltage upper limit-6.3 V
Nominal Negative Supply Voltage (Vsup)-5 V
Number of functions1
Number of terminals24
Maximum operating temperature70 °C
Minimum operating temperature
Package body materialCERAMIC, METAL-SEALED COFIRED
encapsulated codeDIP
Package shapeRECTANGULAR
Package formIN-LINE
Peak Reflow Temperature (Celsius)NOT SPECIFIED
Certification statusNot Qualified
Sample and hold/Track and holdSAMPLE
Maximum seat height5.969 mm
Supply voltage upper limit6.3 V
Nominal supply voltage (Vsup)5 V
surface mountNO
Temperature levelCOMMERCIAL
Terminal surfaceGOLD
Terminal formTHROUGH-HOLE
Terminal pitch2.54 mm
Terminal locationDUAL
Maximum time at peak reflow temperatureNOT SPECIFIED
width15.24 mm
Base Number Matches1
®
®
CDS-1402
14-Bit, Very Fast Settling
Correlated Double Sampling Circuit
FEATURES
Use with 10 to 14-bit A/D converters
5 Megapixels/second minimum throughput (14 bits)
±2.5V input/output ranges, Gain = –1
Low noise, 200µVrms
Two independent S/H amplifiers
Gain matching between S/H's
Offset adjustments for each S/H
Four external A/D control lines
Small package, 24-pin ceramic DDIP
Low power, 350mW
Low cost
INPUT/OUTPUT CONNECTIONS
PIN
1
2
3
4
5
6
7
8
9
10
11
12
FUNCTION
OFFSET ADJUST V1
DO NOT CONNECT
ANALOG INPUT 1
ANALOG INPUT 2
ANALOG GROUND
S/H1 OUT
S/H1 ROUT
S/H2 SUMMING NODE
OFFSET ADJUST V2
DO NOT CONNECT
S/H1 COMMAND
S/H2 COMMAND
PIN
24
23
22
21
20
19
18
17
16
15
14
13
FUNCTION
+5V ANALOG SUPPLY
ANALOG GROUND
V OUT
ANALOG GROUND
A/D CLOCK2
A/D CLOCK2
A/D CLOCK1
A/D CLOCK1
+5V DIGITAL SUPPLY
DIGITAL GROUND
ANALOG GROUND
–5V ANALOG SUPPLY
GENERAL DESCRIPTION
The CDS-1402 is an application-specific, correlated double
sampling (CDS) circuit designed for electronic-imaging
applications that employ CCD's (charge coupled devices) as
their photodetector. The CDS-1402 has been optimized for
use in digital video applications that employ 10 to 14-bit A/D
converters. The low-noise CDS-1402 can accurately
determine each pixel's true video signal level by sequentially
sampling the pixel's offset signal and its video signal and
subtracting the two. The result is that the consequences of
residual charge, charge injection and low-frequency "kTC"
noise on the CCD's output floating capacitor are effectively
eliminated. The CDS-1402 can also be used as a dual
sample-hold amplifier in a data acquisition system.
The CDS-1402 contains two sample-hold amplifiers and
appropriate support/control circuitry. Features include
independent offset-adjust capability for each S/H,
adjustment for matching gain between the two S/H's,
and four control lines for triggering the A/D converter used in
conjunction with the CDS-1402. The CDS circuit's "ping-
pong" timing approach (the offset signal of the "n+1" pixel can
be acquired while the video output of the "nth" pixel is being
converted) guarantees a minimum throughput, in a 14-bit
application, of 5MHz. In other words, the true video signal
(minus offset) will be available
(continued on page 3)
100k
OFFSET ADJUST V1
DO NOT CONNECT
1
2
500
ANALOG INPUT 1
3
500
50
C
H
7
S/H1 ROUT
S/H 1
+
6
S/H1 OUT
OPTIONAL
OFFSET ADJUST V2 9
100k
450
500
DO NOT CONNECT 10
500
ANALOG INPUT 2
4
8
S/H2
SUMMING NODE
C
H
S/H 2
+
22 V OUT
S/H1 COMMAND 11
18 A/D CLOCK 1
17 A/D CLOCK 1
S/H2 COMMAND 12
19 A/D CLOCK 2
20 A/D CLOCK 2
5, 14, 21, 23
ANALOG GROUND
24
+5V ANALOG
SUPPLY
13
–5V ANALOG
SUPPLY
16
+5V DIGITAL
SUPPLY
15
DIGITAL
GROUND
Figure 1. CDS-1402 Functional Block Diagram
DATEL, Inc., 11 Cabot Boulevard, Mansfield, MA 02048-1151 (U.S.A.)
Tel: (508) 339-3000 Fax: (508) 339-6356
For immediate assistance: (800) 233-2765

CDS-1402MC Related Products

CDS-1402MC
Description Sample and Hold Circuit, 1 Func, Sample, 0.06us Acquisition Time, CDIP24, CERAMIC, DDIP-24
Is it Rohs certified? incompatible
Maker C&D
Parts packaging code DIP
package instruction DIP,
Contacts 24
Reach Compliance Code unknown
ECCN code EAR99
Maximum acquisition time 0.1 µs
Nominal acquisition time 0.06 µs
Amplifier type SAMPLE AND HOLD CIRCUIT
Minimum analog input voltage 2.5 V
maximum rate of descent 25000 V/s
JESD-30 code R-CDIP-T24
JESD-609 code e4
Negative supply voltage upper limit -6.3 V
Nominal Negative Supply Voltage (Vsup) -5 V
Number of functions 1
Number of terminals 24
Maximum operating temperature 70 °C
Package body material CERAMIC, METAL-SEALED COFIRED
encapsulated code DIP
Package shape RECTANGULAR
Package form IN-LINE
Peak Reflow Temperature (Celsius) NOT SPECIFIED
Certification status Not Qualified
Sample and hold/Track and hold SAMPLE
Maximum seat height 5.969 mm
Supply voltage upper limit 6.3 V
Nominal supply voltage (Vsup) 5 V
surface mount NO
Temperature level COMMERCIAL
Terminal surface GOLD
Terminal form THROUGH-HOLE
Terminal pitch 2.54 mm
Terminal location DUAL
Maximum time at peak reflow temperature NOT SPECIFIED
width 15.24 mm
Base Number Matches 1
[Study Notes] Understanding the Development Board-1
[i=s] This post was last edited by w545029118 on 2014-7-13 20:25 [/i] [align=left][font=宋体][size=4][color=#0000ff][b]Foreword [/b][/color][/size][/font][/align][align=left][font=宋体] I suddenly receive...
w545029118 Embedded System
Question: How to add my program to DSP?
My DSP program is about the network port. I use ADDS-HPUSB-ICE and the download cable to add it to the DSP code space. Do I have to load it manually every time I start it? Now my network port function...
liangjiansd DSP and ARM Processors
vxworks bootrom compilation problem
Does anyone know why the size of the bins compiled twice are different when the same code is compiled for bootrom? make bootrom.bin The result of the first compilation is: bootrom: 17024(t) + 74800(d)...
soluble Real-time operating system RTOS
Transplantation of Embedded Real-time Operating System ECOS on S3C2510
Abstract: This paper introduces the characteristics and basic structure of the real-time operating system ECOS , and specifically studies the porting method of ECOS on Samsung 's S3C2510 embedded chip...
feifei Embedded System
C language binary division is represented by left and right shifts
[size=4]Some compilers and hardware support multiplication, division and floating point operations, which are very convenient to use! The only thing that makes me dissatisfied is that it takes up a lo...
Jacktang Microcontroller MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2564  1288  2594  1012  1739  52  26  53  21  36 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号