SK097C334ZAATR1 datasheet, PDF

SK097C334ZAATR1: DescriptionCeramic Capacitor, Ceramic, 500V, 80% +Tol, 20% -Tol, X7R, -/+15ppm/Cel TC, 0.33uF, 6720,; CategoryPassive components capacitor; File Size383KB，2 Pages; ManufacturerAVX

Download Datasheet Parametric View All

SK097C334ZAATR1 Overview

Ceramic Capacitor, Ceramic, 500V, 80% +Tol, 20% -Tol, X7R, -/+15ppm/Cel TC, 0.33uF, 6720,

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Objectid	717814936
package instruction	, 6720
Reach Compliance Code	not_compliant
ECCN code	EAR99
YTEOL	4.76
capacitance	0.33 µF
Capacitor type	CERAMIC CAPACITOR
dielectric materials	CERAMIC
high	13.7 mm
JESD-609 code	e0
length	17 mm
Installation features	THROUGH HOLE MOUNT
multi-layer	Yes
negative tolerance	20%
Number of terminals	2
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
Package form	Radial
method of packing	TR
positive tolerance	80%
Rated (DC) voltage (URdc)	500 V
surface mount	NO
Temperature characteristic code	X7R
Temperature Coefficient	15% ppm/°C
Terminal surface	Tin/Lead (Sn/Pb)
Terminal pitch	14.6 mm
Terminal shape	WIRE
width	5.08 mm

Wince interrupt driver problem (reply to get a reward).: The development environment uses vs2005+wince6.0 to compile, and the following information is prompted. What's the reason? Is the header file not added? I have been looking for it for a long time but ...; Roycallus Embedded System

Qualcomm neuromorphic chip, take a look: First, let's take a look at the two pictures. For details, click here. It's very clear....; nmg Embedded System

TI MSP430 Data Summary: MSP430 Technical Data/Training - MSP430 FAQ: http://www.deyisupport.com/question_answer/f/55/t/232.aspx - TI Official MSP430 LaunchPad Lecture Hall: http://www.deyisupport.com/question_answer/f/55/t/6...; wghmycl1985 TI Technology Forum

Du Yang's Microcontroller Production Album: Very classic and basic....; tyxjl MCU

Verilog buzzer code: [i=s]This post was last edited by holmes94 on 2014-3-20 00:27[/i] I am a beginner in FPGA and I am trying to write a buzzer with timing function. But I can't write the reset signal well. :surrender: F...; holmes94 FPGA/CPLD

Weekly highlights: 2016.11.28-2016.12.4: Woke up early in the morning and it's Monday again~~ Good morning everyone~~ It's time for our weekly review~ Let's take a look at the wonderful posts from last week~ [size=4][color=#ff0000][b]Recomme...; okhxyyo Talking

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components