SIT9375AI-02A2-YY00-161.132813 datasheet, PDF

SIT9375AI-02A2-YY00-161.132813: DescriptionXO, Clock,; CategoryPassive components oscillator; File Size2MB，29 Pages; ManufacturerSiTime; Environmental Compliance

Download Datasheet Parametric View All

SIT9375AI-02A2-YY00-161.132813 Overview

XO, Clock,

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Objectid	145207614984
package instruction	SOLCC6,.08,35
Reach Compliance Code	unknown
Country Of Origin	Malaysia, Taiwan, Thailand
YTEOL	6.75
maximum descent time	0.33 ns
Frequency Adjustment - Mechanical	NO
frequency stability	25%
Installation features	SURFACE MOUNT
Number of terminals	6
Nominal operating frequency	161.132813 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVDS
Output load	100 OHM
Encapsulate equivalent code	SOLCC6,.08,35
physical size	2.5mm x 2mm x 0.9mm
longest rise time	0.33 ns
Filter level	MIL-STD-883F
Maximum supply voltage	3.63 V
Minimum supply voltage	1.71 V
surface mount	YES
maximum symmetry	52/48 %

I found that there are professionals who reply to posts in the forum?: You can pay attention to each section, some very old posts have been pushed up, but when I looked carefully, it turned out to be the same person! ~It seems that everyone should "learn" from this class...; wanghongyang Talking

Voice chip: [i=s]This post was last edited by paulhyde on 2014-9-15 09:28[/i] Design of intelligent recording and playback system based on ISD4000 series chip ([url=http://www.nkcpu.cn]www.nkcpu.cn[/url]...; fhyfm Electronics Design Contest

Want to learn MSP430 low-level driver development by yourself: I have been engaged in pure hardware development for more than a year since graduation. I am familiar with various test equipment, but I know nothing about software. I am self-studying the development...; 卧龙生 Microcontroller MCU

(FPGA~2014-07-03) Do you understand the difference between blocking assignment “=” and non-blocking assignment “<=”?: [font=Tahoma][size=5]When I first learned Verilog HDL, I was confused by the "=" and "<=". Then I looked up Baidu and found a good article. I am not confused anymore. As follows, those who are still c...; 天明 FPGA/CPLD

Is it better for children to go to university or learn professional skills in the future?: Everyone has thought about their children's future: is it better to go to university or learn technology? I have always preferred learning technology. It doesn't mean that going to university is usele...; 哆啦A梦 Talking

Ming Deyang’s latest sharing---There is a new way to use FPGA state machine, four-stage state machine!: [i=s]This post was last edited by njiggih on 2017-2-14 16:12[/i] [align=center][font=黑体][size=26.0pt]Four-stage state machine[/size][/font][/align] [align=left]In FPGA, I believe that those who have e...; njiggih FPGA/CPLD

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components