ZL30320
Combined Synchronous Ethernet and
IEEE1588 Timing over Packet Technology
Data Sheet
Features
•
Supports Hybrid Mode (using SyncE for frequency
synchronization and IEEE 1588 for phase
alignment)
Recovers and transmits network synchronization
over Ethernet, IP and MPLS Networks
Simultaneously supports both the Synchronous
Ethernet and the IEEE1588 industry standard timing
protocols
Capable of server, client and boundary clock
operation
Targeted for synchronization distribution to better
than ITU-T G.8261, G.823, G.824 and ANSI T1.101
synchronization interface standards
Average frequency accuracy better than ±10 ppb
Aligns to a low frequency input signal at server
(e.g., 1 Hz) with targeted accuracy better than ±1
μs
Recovers clocks from two independent servers, with
hitless switching between packet streams for
redundancy
Supports holdover if the server stream is lost
Accepts an input reference, and up to three
associated low frequency alignment or framing pulse
Generates up to two separate output clocks at
frequencies between 8 kHz and 100 MHz
•
•
•
•
October 2012
•
•
Ordering Information
ZL30320GKG
256 TEPBGA, 17 x 17 mm
ZL30320GKG2* 256 TEPBGA, 17 x 17 mm
* Pb Free Tin/Silver/Copper
-40°C to +85°C
Generates two separate Synchronous Ethernet
clocks to drive industry standard Ethernet PHY
devices at either 25 MHz or 125 MHz
Fully configurable solution, enabling performance
to be tailored to application/network requirements
Two independently configurable MAC interfaces,
supporting MII, RMII, GMII and TBI standards
Wire-speed Ethernet Bridge pass through function
between the MAC interfaces
Synchronous serial control interface
Full demonstration & evaluation platform available
•
•
•
•
•
•
•
•
•
•
ToP
Port M2
Network I/F
(GMII/TBI/MII/RMII)
osci
Master
Osc
osco
MAC
Ethernet Bridge
MAC
Port M1
Processor I/F
(GMII/TBI/MII/RMII)
Timestamp Engine
SSI
Register
Access I/F
PLL
ref0
sync0
Input Ports
&
Ref
Monitors
APLL
ETH_CLK0
ETH_CLK1
DPLL
P0
Synthesizer
p0_clk0
p0_clk1
p0_fp0
p0_fp1
Figure 1 - ZL30320 Functional Block Diagram
1
Copyright 2012, Microsemi Corporation. All Rights Reserved.
ZL30320
Applications
•
•
•
•
•
•
IEEE 1588 and Synchronous Ethernet timing
GSM and UMTS air interface synchronization over a packet network
Circuit Emulation Services over Packets
IP-PBX and VoIP Gateways
Video Conferencing
Broadband Video Distribution
Data Sheet
Description
Network infrastructures are gradually converging onto a packet-based architecture. With this convergence, there
are a significant number of synchronous applications that require accurate timing to be distributed over the packet
networks. Examples of precision timing sensitive applications that need the transport of synchronization over
packet networks include transport of TDM over packet networks, connections to 2 G and 3 G cellular base stations,
Voice over IP, IP PBXs, video-conferencing and broadband video.
There are two main ways to enable synchronization over a packet network, synchronizing the packet network itself,
as in the Synchronous Ethernet approach, or distributing the timing using the packets as in Microsemi’s Timing over
Packet (ToP) technology. The two techniques can also be combined to provide a very powerful hybrid solution.
Synchronous Ethernet delivers a very accurate frequency reference, but doesn’t address phase and time
synchronization. ToP can be used to supplement the excellent frequency distribution of Synchronous Ethernet with
accurate phase and time information. Alternatively, ToP can be used to extend the reach of the Synchronous
Ethernet reference across an asynchronous network, such as a LAN connected to a synchronous WAN.
Microsemi has combined both methods into a single device. The ZL30320 incorporates an extremely low-jitter
frequency synthesizer, capable of generating all the frequencies required for Synchronous Ethernet operation,
together with Microsemi’s patent-pending Timing over Packet (ToP) technology based on the industry-standard
IEEE1588
TM
“PTP” (Precision Time Protocol). Not only can it function as a fully-featured Digital PLL, it also
supports the distribution of time, phase and frequency across both layer 2 and layer 3 networks, using both
Synchronous Ethernet and IEEE1588 protocols, either alone or in combination.
The ZL30320 is a member of a family of footprint-compatible devices offering the full range of features required for
timing and synchronization across the packet network. These devices facilitate design of a flexible card that can be
upgraded as required by simply placing another member of the same family.
The family members include:
ZL30310
Combined IEEE1588
TM
ToP and Synchronous Ethernet, coupled with a GR-1244 Stratum 3E/3/4/4E
and GR-253 SONET and G.813 quality phase locked loop for timing card applications, plus a second
independent PLL for rate conversion or generation of additional derived clocks.
Combined IEEE1588
TM
ToP and Synchronous Ethernet, coupled with a GR-1244 Stratum 3/4/4E and
GR-253 SEONET and G.813 quality phase locked loop for timing card applications, plus a second
independent PLL for rate conversion or generation of additional derived clocks.
Combined IEEE1588
TM
ToP and Synchronous Ethernet, coupled with a GR1244 Stratum 3/4/4E and
G.813 Option 1 quality phase locked loop for timing card applications, plus a second independent PLL
for rate conversion or generation of additional derived clocks.
Combined IEEE1588
TM
ToP and Synchronous Ethernet, coupled with two independent, flexible phase
locked loops for line card applications
Combined IEEE1588
TM
ToP and Synchronous Ethernet for line card applications
Synchronous Ethernet line card device in a ToP compatible footprint, containing two independent DPLLs
ZL30312
ZL30314
ZL30316
ZL30320
ZL30321
2
Microsemi Corporation
ZL30320
The Microsemi device offers the following clock routing options:
Data Sheet
Input
clock reference
clock reference
clock reference
packet reference
clock and/or packet
reference
packet reference
clock
Output
Description
conventional PLL behaviour,
e.g., Synchronous Ethernet node
server behaviour,
e.g., IEEE1588 server
conventional PLL behaviour coupled with packet time server,
e.g., combined Synchronous Ethernet and IEEE1588 server
client behaviour,
e.g., IEEE1588 client
conventional PLL behaviour, coupled with packet time client,
either as fail-over from one to the other, or in combination
e.g., combined Synchronous Ethernet and IEEE1588 client
combination of client and boundary clock behaviour,
e.g., IEEE1588 boundary clock
packet stream
clock and/or packet
stream
clock
clock
clock and/or packet
stream
When operating as a server, the Microsemi device locks onto the incoming clock reference as a conventional PLL,
filtering any jitter that may be present. It also synchronizes to any low-frequency alignment signal, e.g., an 8 kHz
TDM frame pulse, or a 1 Hz alignment input. The device delivers streams of packets, each containing a timestamp
indicating the precise time that the packet was launched into the network, relative to the acquired reference. It also
receives packets from clients, and returns a message indicating the exact time that the client message was
received at the server. Using this information, clients are able to align their own timebase with that of the server.
As a client, the Microsemi device can track two independent servers, and determine which one is providing the best
time reference. If either the primary reference or the network between the server and client fails, the device can
switch to the alternative reference without introducing a phase discontinuity. Alternatively, the client can switch to a
conventional clock reference.
The solution timing recovery algorithm continuously tracks the frequency offset and phase drift between the clocks
located at the server and the client nodes connected via the packet switched network. The algorithm is tolerant of
lost packets, and of packet delay variation caused by packet queuing, route changes and other effects. In the event
of a failure in the packet network, or the advent of severe congestion preventing or seriously delaying the delivery of
timing packets, the device will put the recovered clocks into holdover until the flow of timing packets is restored.
When the device is in holdover mode the drift of the local oscillator directly affects the accuracy of the output clocks.
When using ToP technology, the device is designed to meet ANSI standard T1.101 and ITU-T standards G.823 and
G.824 for synchronization distribution. It maintains a mean frequency accuracy of better than ±10 ppb and time
alignment of better than ±1
μs
when operated over a suitable network.
3
Microsemi Corporation
© Microsemi Corporation 2006 All rights reserved.
Package Code
Previous package codes
ISSUE
ACN
DATE
APPRD.
1
CDCA
24Aug06
2
Information relating to products and services furnished herein by Microsemi Corporation or its subsidiaries (collectively “Microsemi”) is
believed to be reliable. However, Microsemi assumes no liability for errors that may appear in this publication, or for liability otherwise
arising from the application or use of any such information, product or service or for any infringement of patents or other intellectual
property rights owned by third parties which may result from such application or use. Neither the supply of such information or purchase
of product or service conveys any license, either express or implied, under patents or other intellectual property rights owned by
Microsemi or licensed from third parties by Microsemi, whatsoever. Purchasers of products are also hereby notified that the use of
product in certain ways or in combination with Microsemi, or non-Microsemi furnished goods or services may infringe patents or other
intellectual property rights owned by Microsemi.
This publication is issued to provide information only and (unless agreed by Microsemi in writing) may not be used, applied or
reproduced for any purpose nor form part of any order or contract nor to be regarded as a representation relating to the products or
services concerned. The products, their specifications, services and other information appearing in this publication are subject to
change by Microsemi without notice. No warranty or guarantee express or implied is made regarding the capability, performance or
suitability of any product or service. Information concerning possible methods of use is provided as a guide only and does not
constitute any guarantee that such methods of use will be satisfactory in a specific piece of equipment. It is the user’s responsibility to
fully determine the performance and suitability of any equipment using such information and to ensure that any publication or data used
is up to date and has not been superseded. Manufacturing does not necessarily include testing of all functions or parameters. These
products are not suitable for use in any medical and other products whose failure to perform may result in significant injury or death to
the user. All products and materials are sold and services provided subject to Microsemi’s conditions of sale which are available on
request.
For more information about all Microsemi products
visit our website at
www.microsemi.com
TECHNICAL DOCUMENTATION – NOT FOR RESALE
Microsemi Corporation (NASDAQ: MSCC) offers a comprehensive portfolio of semiconductor
solutions for: aerospace, defense and security; enterprise and communications; and industrial
and alternative energy markets. Products include high-performance, high-reliability analog and
RF devices, mixed signal and RF integrated circuits, customizable SoCs, FPGAs, and
complete subsystems. Microsemi is headquartered in Aliso Viejo, Calif. Learn more at
www.microsemi.com.
Microsemi Corporate Headquarters
One Enterprise, Aliso Viejo CA 92656 USA
Within the USA: +1 (949) 380-6100
Sales: +1 (949) 380-6136
Fax: +1 (949) 215-4996
© 2012 Microsemi Corporation. All rights reserved. Microsemi and the Microsemi logo are trademarks of
Microsemi Corporation. All other trademarks and service marks are the property of their respective owners.
京公网安备 11010802033920号
EEWORLD
