EEWORLDEEWORLDEEWORLD

Part Number

Search

IDTCV123PVG8

Description
IC flexpc clk progr P4 56-ssop
Categorysemiconductor    Analog mixed-signal IC   
File Size87KB,16 Pages
ManufacturerIDT (Integrated Device Technology, Inc.)
Websitehttp://www.idt.com/
Environmental Compliance  
Download Datasheet Compare View All

IDTCV123PVG8 Overview

IC flexpc clk progr P4 56-ssop

IDTCV123
PROGRAMMABLE FLEXPC™ CLOCK FOR P4 PROCESSOR
COMMERCIAL TEMPERATURE RANGE
PROGRAMMABLE FLEXPC™
CLOCK FOR P4 PROCESSOR
IDTCV123
FEATURES:
• One high precision PLL for CPU, with SSC and N program-
mable
• One high precision PLL for SRC/PCI/SATA, SSC and N pro-
grammable
• One high precision PLL for 96MHz/48MHz
• Band-gap circuit for differential outputs
• Supports spread spectrum modulation, down spread 0.5%
• Supports SMBus block read/write, index read/write
• Selectable output strength for REF
• Allows for CPU frequency to change to a higher frequency for
maximum system computing power
• Available in SSOP package
DESCRIPTION:
IDTCV123 is a 56 pin clock device. The CPU output buffer is designed to
support up to 400MHz processor. This chip has three PLLs inside for CPU/
SRC/PCI, SATA, and 48MHz/DOT96 IO clocks. One dedicated PLL for Serial
ATA clock provides high accuracy frequency. This device also implements
Band-gap referenced I
REF
to reduce the impact of V
DD
variation on differential
outputs, which can provide more robust system performance.
Static PLL frequency divide error can be as low as 36 ppm, worse case 114
ppm, providing high accuracy output clock. Each CPU/SRC/PCI, SATA clock
has its own Spread Spectrum selection, which allows for isolated changes
instead of affecting other clock groups.
OUTPUTS:
• 2*0.7V current –mode differential CPU CLK pair
• 8*0.7V current –mode differential SRC CLK pair, one dedicated
for SATA
• One CPU_ITP/SRC selectable CLK pair
• 8*PCI, 3 free running, 33.3MHz
• 1*96MHz, 1*48MHz
• 2*REF
KEY SPECIFICATION:
CPU/SRC CLK cycle to cycle jitter < 85ps
SATA CLK cycle to cycle jitter < 85ps
PCI CLK cycle to cycle jitter < 250ps
Static PLL frequency divide error < 114 ppm
Static PLL frequency divide error for 48MHz < 5 ppm
FUNCTIONAL BLOCK DIAGRAM
PLL1
SSC
N Programmable
CPU CLK
Output Buffers
Stop Logic
CPU[1:0]
X1
XTAL
Osc Amp
CPU_ITP/SRC6
I
REF
REF[0:1]
ITP_EN
X2
SDATA
SCLK
SM Bus
Controller
PLL2
SSC
N Programmable
SRC CLK
Output Buffer
Stop Logic
SRC[6:0]
SATA_SRC
PCI[5:0], PCIF[2:0]
I
REF
V
TT_PWRGD
#/PD
Control
Logic
FSA.B.C
PLL3
48MHz/96MHz
Output BUffer
DOT96
48MHz
The IDT logo is a registered trademark of Integrated Device Technology, Inc.
COMMERCIAL TEMPERATURE RANGE
1
© 2004 Integrated Device Technology, Inc.
MAY 2004
DSC-6538/6

IDTCV123PVG8 Related Products

IDTCV123PVG8 IDTCV123PVG IDTCV123PV8
Description IC flexpc clk progr P4 56-ssop IC flexpc clk progr P4 56-ssop IC flexpc clk progr P4 56-ssop
A question about using external fonts in ucGUI
In the ucgui3.90 environment, after downloading the Chinese character library to the FLASH chip and modifying several files such as GUI.h, GUICharP.c, etc., the Chinese characters can be displayed nor...
zte_hanjw Real-time operating system RTOS
EE Logic DAC hardware schematics bug fixes and updates
I have been debugging the DAC on EE Logic for the past two days. I wrote the test code according to the data sheet (reference code link [url=https://bbs.eeworld.com.cn/thread-422116-1-1.html]https://b...
deweyled DIY/Open Source Hardware
"Operational Amplifier Noise Optimization Handbook" reading notes: Noise basics
The book begins with the time domain, frequency domain and calculation of rms noise from the perspective of statistics. To be honest, after working for so many years, I have lost all the books except ...
azhiking Analogue and Mixed Signal
Feilong Tutorial ------ 51 Single Chip Microcomputer ===== Digital Tube
Feilong Tutorial------51 Single-Chip Microcomputer=====Digital Tube Electronic Engineer's Home Single-Chip Microcomputer Learning Network http://www.eehome.cn/ New Power Electronic Single-Chip Microco...
a7016 Embedded System
[Modification] Both the boost board and the purifier are troublesome in voltage
[i=s]This post was last edited by Beifang on 2022-1-8 20:58[/i]1. First of all, thank you for the opportunity to participate in the creative modification competition . I mainly want to understand how ...
北方 Power technology
Wince5.0 installation problem
When installing wince5.0, the error "unable to initialize the catalog" appears when registering DLLs. Why?...
highlight Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1495  2887  1082  2152  2731  31  59  22  44  55 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号