EEWORLDEEWORLDEEWORLD

Part Number

Search

8N4SV75BC-0010CDI8

Description
IC osc vcxo 622.08mhz 6-clcc
Categorysemiconductor    Analog mixed-signal IC   
File Size63KB,10 Pages
ManufacturerIDT (Integrated Device Technology, Inc.)
Websitehttp://www.idt.com/
Environmental Compliance  
Download Datasheet View All

8N4SV75BC-0010CDI8 Online Shopping

Suppliers Part Number Price MOQ In stock  
8N4SV75BC-0010CDI8 - - View Buy Now

8N4SV75BC-0010CDI8 Overview

IC osc vcxo 622.08mhz 6-clcc

Default Frequency and VCXO Pull Range
Order Information for Ceramic 5x7 Devices
ORDERING INFORMATION
Ordering Information for FemtoClock
®
NG Ceramic-Package XO and VCXO Products
The programmable VCXO and XO devices support a variety of
devices options such as the output type, number of default frequen-
cies, internal crystal frequency, power supply voltage, ambient
temperature range and the frequency accuracy. The device options,
default frequencies and VCXO pull range must be specified at the
time of order and are programmed by IDT before the shipment. Table
1 specifies the available order codes including the device options.
Table 2 to table 4 specify the default frequency configurations.
Example part number: order code 8N3QV01FD-0001CDI specifies a
programmable, quad default-frequency VCXO with a voltage supply
of 2.5V, a LVPECL output, a
50
ppm crystal frequency accuracy,
contains a 114.285MHz internal crystal as frequency source,
industrial temperature range, a lead-free (6/6 RoHS) 10-lead ceramic
5mm x 7mm x 1.55mm package and is factory-programmed to the
default frequencies of 100, 122.88, 125 and 156.25MHz and to the
VCXO pull range of min.
100
ppm. The default frequency
configuration is found in table 1.
Other default frequencies and order codes are available from IDT on
request.
Look up default frequencies from tables 2, 3 and 4 by using the
left-most frequency column for single-frequency devices, the two
left-most columns for dual and all four columns for quad-frequency
devices, respectively.
Table 1. Order Codes
8N X
X
XXX X X - dddd XX X
X
Shipping Package
8:
Tape & Reel
(no letter): Tray
Ambient Temperature Range
“I”: Industrial: (T
A
= -40°C to 85°C)
(no letter) : (T
A
= 0°C to 70°C)
Package Code
CD:
Lead-Free, 6/10-lead ceramic 5mm x 7mm x 1.55mm
Number of Default Frequencies
S:
1: Single
D:
2: Dual
Q:
4: Quad
Default-Frequency and VCXO Pull Range
See
document
FemtoClock NG Ceramic-Package XO and VCXO
Ordering Product Information.
dddd
Part Number
Function #Pins
001
003
V01
V03
V75
V76
V85
085
270
271
272
273
XO
XO
VCXO
VCXO
VCXO
VCXO
VCXO
XO
XO
XO
XO
XO
10
10
10
10
6
6
6
6
6
6
6
6
OE fct. at
pin
OE@2
OE@1
OE@2
OE@1
OE@2
nOE@2
OE@1
OE@1
OE@2
nOE@2
nOE@1
Die Revision
G
Option Code (Supply Voltage and Frequency-Stability)
A:
V
CC
= 3.3V±5%, ±100ppm
B:
V
CC
= 2.5V±5%, ±100ppm
E:
V
CC
= 3.3V±5%, ±50ppm
F:
V
CC
= 2.5V±5%, ±50ppm
K:
V
CC
= 3.3V±5%, ±20ppm
L:
V
CC
= 2.5V±5%, ±20ppm
Last digit =
L:
configuration pre-programmed and not changable
0000
to
0999
1000
to
1999
2000
to
2999
f
XTAL
(MHz)
114.285
100.000
PLL feedback
Fractional
Integer
Fractional
Use for
VCXO, XO
XO
XO
Table
2
3
4
FemtoClock NG
I/O Identifier
0:
LVCMOS
3:
LVPECL
4:
LVDS
REVISION 24 MARCH 28, 2012
1
©2012 Integrated Device Technology, Inc.
Coherent multiprocessing on a single chip (Figure)
[b]With the advent of SoC design elements such as the MIPS32 1004K Coherent Processing System (CPS), on-chip symmetric multiprocessing (SMP) with a single operating system has become a real design cho...
maker MCU
How does MSP430 calculate the time difference between the rising edges of two square waves?
I am a novice, and I want to ask how to write a program to find the time difference between the first rising edges of two square waves when two square waves are input into a single-chip microcomputer?...
granet991 Microcontroller MCU
FPGA ADC Controller
[table=98%] [tr][td]These two wrote a controller program for AD1308 and found that the control signals were normal but there was no output signal in the lower 8 bits after AD conversion. The program i...
rookiefx FPGA/CPLD
Slib_ClearScr()--44b0/2440 clear display buffer function
Slib_ClearScr() { int i,j; for(j=0;j<240;j++) for(i=0;i<10;i++) { frameBuffer1[j][i]=0x00000000; } } ARM clears the display buffer function prototype. Why is for(i=0;i<10;i++) not executed 10 times wh...
jacyko Embedded System
NI Technical Information Super Complete
[i=s]This post was last edited by littleshrimp on 2014-9-27 08:26[/i] [size=5]Some netizens said that [url]http://instruments.testmart.cn/[/url] has a lot of good information[/size].[size=5]But it is ...
littleshrimp Robotics Development
C51 example program for 1-wire communication protocol
C51 example program for 1-wire communication protocol...
wangwei20060608 51mcu

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2558  962  2839  2853  2132  52  20  58  43  32 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号