EEWORLDEEWORLDEEWORLD

Part Number

Search

8N3Q001EG-203LCDI8

Description
IC osc clock QD frequency smd
Categorysemiconductor    Analog mixed-signal IC   
File Size199KB,21 Pages
ManufacturerIDT (Integrated Device Technology, Inc.)
Websitehttp://www.idt.com/
Environmental Compliance  
Download Datasheet View All

8N3Q001EG-203LCDI8 Online Shopping

Suppliers Part Number Price MOQ In stock  
8N3Q001EG-203LCDI8 - - View Buy Now

8N3Q001EG-203LCDI8 Overview

IC osc clock QD frequency smd

Quad-Frequency Programmable XO IDT8N3Q001 REV G
DATA SHEET
General Description
The IDT8N3Q001 is a Quad-Frequency Programmable Clock
Oscillator with very flexible frequency programming capabilities. The
device uses IDT’s fourth generation FemtoClock® NG technology for
an optimum of high clock frequency and low phase noise
performance. The device accepts 2.5V or 3.3V supply and is
packaged in a small, lead-free (RoHS 6) 10-lead Ceramic 5mm x
7mm x 1.55mm package.
Besides the four default power-up frequencies set by the FSEL0 and
FSEL1 pins, the IDT8N3Q001 can be programmed via the I
2
C
interface to output clock frequencies between 15.476MHz to
866.67MHz and from 975MHz to 1,300MHz to a very high degree of
precision with a frequency step size of 435.9Hz ÷
N
(N is the PLL
output divider). Since the FSEL0 and FSEL1 pins are mapped to 4
independent PLL M and N divider registers (P, MINT, MFRAC and N),
reprogramming those registers to other frequencies under control of
FSEL0 and FSEL1 is supported. The extended temperature range
supports wireless infrastructure, telecommunication and networking
end equipment requirements.
Features
Fourth generation FemtoClock® NG technology
Programmable clock output frequency from 15.476MHz to
866.67MHz and from 975MHz to 1,300MHz
Four power-up default frequencies (see part number order
codes), re-programmable by I
2
C
I
2
C programming interface for the output clock frequency and
internal PLL control registers
Frequency programming resolution is 435.9Hz ÷N
One 2.5V, 3.3V LVPECL clock output
Two control inputs for the power-up default frequency
LVCMOS/LVTTL compatible control inputs
RMS phase jitter @ 156.25MHz (12kHz - 20MHz): 0.244ps
(typical), integer PLL feedback configuration
RMS phase jitter @ 156.25MHz (1kHz - 40MHz): 0.265ps
(typical), integer PLL feedback configuration
Full 2.5V or 3.3V supply modes
-40°C to 85°C ambient operating temperature
Available in Lead-free (RoHS 6) package
Block Diagram
OSC
f
XTAL
÷MINT,
MFRAC
2
25
FSEL1
FSEL0
SCLK
SDATA
OE
Pulldown
Pulldown
Pullup
Pullup
Pullup
Pin Assignment
÷P
PFD
&
LPF
FemtoClock® NG
VCO
1950-2600MHz
÷N
Q
nQ
DNU 1
OE 2
V
EE
3
FSEL0 4
FSEL1 5
10 SCLK
9 SDATA
8 V
CC
7 nQ
6 Q
7
Configuration Register (ROM)
(Frequency, APR, Polarity)
I
2
C Control
IDT8N3Q001
10-lead Ceramic 5mm x 7mm x 1.55mm
package body
CD Package
Top View
IDT8N3Q001GCD REVISION A
MARCH 6, 2012
1
©2012 Integrated Device Technology, Inc.
FPGA module partitioning skills
[align=left]Learn the minimalist design method and learn the skills of module design and module division. [/align][align=left]Module division skills are very important. A good module structure can gre...
chop147@qq.com FPGA/CPLD
Be sure to pay attention to safety when driving on the road! Stay away from large vehicles!
This morning, on my way to work, a road that shouldn't have been congested suddenly became congested. I drove to the end of the traffic light and saw a traffic accident. XXXX was lying on the road. Th...
buildele Talking
How to solve this error
ERROR:NgdBuild:604 - logical block 'chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0' with type 'chipscope_ila_0' could not be resolved. A pin name misspelling can cause this, a missing edif or ngc f...
eeleader FPGA/CPLD
About the relationship between electronic design competition and learning subjects~~~
[i=s] This post was last edited by paulhyde on 2014-9-15 08:57 [/i] I am a sophomore majoring in electronics and I want to participate in an electronics design competition. What courses do I need to t...
雪人001 Electronics Design Contest
LCD screen display effect is related to viewing angle and contrast
In daily business negotiations on LCD displays, many parameters are involved. One of them seems not to be the focus but is very important, which is the "LCD display viewing angle". The viewing angle r...
罗姆液晶技术站 Integrated technical exchanges
Flip switch based on LIS2DW12 of PSOC6;
[i=s]This post was last edited by DavidZH on 2019-10-7 18:58[/i]Principle analysis: By reading the values of the XYZ axis at different positions of LIS2DW12, and then making judgments, for example, af...
DavidZH MEMS sensors

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 772  2375  1905  1087  552  16  48  39  22  12 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号