MPC9653AAC datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > semiconductor> Analog mixed-signal IC> MPC9653AAC

MPC9653AAC: DescriptionIC pll clk generator 1:8 32-lqfp; Categorysemiconductor Analog mixed-signal IC; File Size331KB，12 Pages; ManufacturerFREESCALE (NXP); Environmental Compliance

Download Datasheet Compare View All

MPC9653AAC Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	MPC9653AAC	-	-	View	Buy Now

MPC9653AAC Overview

IC pll clk generator 1:8 32-lqfp

Preview

Download Datasheet

View All

Freescale Semiconductor

Technical Data

MPC9653A

Rev 4, 10/2004

3.3 V 1:8 LVCMOS PLL Clock

Generator

The MPC9653A is a 3.3 V compatible, 1:8 PLL based clock generator and

zero-delay buffer targeted for high performance low-skew clock distribution in

mid-range to high-performance telecom, networking and computing applications.

With output frequencies up to 125 MHz and output skews less than 150 ps the

device meets the needs of the most demanding clock applications.

Features

•

1:8 PLL based low-voltage clock generator

Supports zero-delay operation

3.3 V power supply

Generates clock signals up to 125 MHz

PLL guaranteed to lock down to 145 MHz, output frequency = 36.25 MHz

Maximum output skew of 150 ps

Differential LVPECL reference clock input

External PLL feedback

Drives up to 16 clock lines

32-lead LQFP packaging

32-lead Pb-free Package Available

Ambient temperature range 0°C to +70°C

Pin and function compatible to the MPC953 and MPC9653

MPC9653A

LOW VOLTAGE

3.3 V LVCMOS 1:8

PLL CLOCK GENERATOR

FA SUFFIX

32-LEAD LQFP PACKAGE

CASE 873A-03

Functional Description

AC SUFFIX

32-LEAD LQFP PACKAGE

Pb-FREE PACKAGE

CASE 873A-03

The MPC9653A utilizes PLL technology to frequency lock its outputs onto an

input reference clock. Normal operation of the MPC9653A requires the connec-

tion of the QFB output to the feedback input to close the PLL feedback path (external feedback). With the PLL locked, the output

frequency is equal to the reference frequency of the device and VCO_SEL selects the operating frequency range of 25 to

62.5 MHz or 50 to 125 MHz. The two available post-PLL dividers selected by VCO_SEL (divide-by-4 or divide-by-8) and the ref-

erence clock frequency determine the VCO frequency. Both must be selected to match the VCO frequency range. The internal

VCO of the MPC9653A is running at either 4x or 8x of the reference clock frequency. The MPC9653A is guaranteed to lock in a

low power PLL mode in the high frequency range (VCO_SEL = 0) down to PLL = 145 MHz or F

ref

= 36.25 MHz.

The MPC9653A has a differential LVPECL reference input along with an external feedback input. The device is ideal for use

as a zero delay, low skew fanout buffer. The device performance has been tuned and optimized for zero delay performance.

The PLL_EN and BYPASS controls select the PLL bypass configuration for test and diagnosis. In this configuration, the se-

lected input reference clock is bypassing the PLL and routed either to the output dividers or directly to the outputs. The PLL by-

pass configurations are fully static and the minimum clock frequency specification and all other PLL characteristics do not apply.

The outputs can be disabled (high-impedance) and the device reset by asserting the MR/OE pin. Asserting MR/OE also causes

the PLL to loose lock due to missing feedback signal presence at FB_IN. Deasserting MR/OE will enable the outputs and close

the phase locked loop, enabling the PLL to recover to normal operation.

The MPC9653A is fully 3.3 V compatible and requires no external loop filter components. The inputs (except PCLK) accept

LVCMOS signals while the outputs provide LVCMOS compatible levels with the capability to drive terminated 50

Ω

transmission

lines. For series terminated transmission lines, each of the MPC9653A outputs can drive one or two traces giving the devices an

effective fanout of 1:16. The device is packaged in a 7x7 mm

32-lead LQFP package.

MPC9653AAC Related Products

	MPC9653AAC	MPC9653AFAR2	MPC9653AFA
Description	IC pll clk generator 1:8 32-lqfp	IC pll clk generator 1:8 32-lqfp	IC pll clk generator 1:8 32-lqfp

Recommended Resources

Capacitive feedback oscillator circuit

50uA current sink circuit diagram

Pulse position modulator circuit diagram

Telephone answering machine circuit diagram with timekeeping function

Logic level controlled regulated power supply

Water pump automatic control circuit controlled by time relay

A brief discussion on the control of step servo by text display industrial controller/encoder reading/temperature, temperature and pressure detection with AD and DA: Industrial controller (stepper motor control, encoder detection, AD/DA module) Controller (JMDM-2011) Technical points Summary Features: 1: 8-bit high-performance single-chip microcomputer as the main...; jingmindm Analog electronics

About ADV7611 EDID Configuration: When I was working on a project before, I always configured ADV7611 incorrectly. Later, through searching for information and constant exploration, I found that the correct image can be displayed afte...; youzizhile ADI Reference Circuit

【R7F0C809】X-Ray product effective scanning time statistics: System Introduction: 1. System powered on, "8888" is displayed on the digital tube, self-test OK, Ready; 2. Operation of imaging equipment The doctor opens the lead door of the imaging room, and trigg...; guoqingcai Renesas Electronics MCUs

Summary of debugging points of ADXL345 using SPI mode and VC5509A interface: [size=4] 1) Configure the McBSP0 of VC5509A in clock stop mode. At this time, CLKX is used as the SCK signal, FSX is used as the SS signal, CLKR is internally connected to CLKX, and FSR is internally ...; Jacktang DSP and ARM Processors

Thank you for having you +EEWORLD: Thank you for having you +EEWORLDI have been associated with EEWORLD for many years, and I can say that eeworld has helped me a lot. Technology is developing rapidly, and new products and technologies...; 1055875333 Talking

About the link library problem of SDHC driver under wicne6.0: I compiled the SDHC driver under wince6.0. In the source, the default lib files are as follows: SOURCELIBS= \ $(_COMMONOAKROOT)\lib\$(_CPUINDPATH)\sdcardlib.lib \ $(_COMMONOAKROOT)\lib\$(_CPUINDPATH)\...; kencai Embedded System

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components