EEWORLDEEWORLDEEWORLD

Part Number

Search

BU-63925D2-310L

Description
Mil-Std-1553 Controller, 0.125MBps, CMOS, CDIP70, DIP-70
CategoryThe embedded processor and controller    Microcontrollers and processors   
File Size257KB,4 Pages
ManufacturerData Device Corporation
Download Datasheet Parametric View All

BU-63925D2-310L Overview

Mil-Std-1553 Controller, 0.125MBps, CMOS, CDIP70, DIP-70

BU-63925D2-310L Parametric

Parameter NameAttribute value
Objectid2009024266
package instructionDIP,
Reach Compliance Codecompliant
Country Of OriginTaiwan, USA
YTEOL6
Address bus width
boundary scanNO
maximum clock frequency16 MHz
letter of agreementMIL-STD-1553
Data encoding/decoding methodsBIPH-LEVEL(MANCHESTER)
Maximum data transfer rate0.125 MBps
External data bus width
JESD-30 codeR-CDIP-T70
length48.26 mm
low power modeYES
Number of serial I/Os2
Number of terminals70
Maximum operating temperature70 °C
Minimum operating temperature
Package body materialCERAMIC, METAL-SEALED COFIRED
encapsulated codeDIP
Package shapeRECTANGULAR
Package formIN-LINE
Filter levelMIL-PRF-38534
Maximum supply voltage5.5 V
Minimum supply voltage4.5 V
Nominal supply voltage5 V
surface mountNO
technologyCMOS
Temperature levelCOMMERCIAL
Terminal formTHROUGH-HOLE
Terminal pitch1.27 mm
Terminal locationDUAL
width22.86 mm
uPs/uCs/peripheral integrated circuit typeSERIAL IO/COMMUNICATION CONTROLLER, MIL-STD-1553
www.ddc-web.com
MIL-STD-1553 Terminals for
Space Applications:
MODEL:BU-63825(925) and BU-63705
FEATURES:
BU-63705:
Drop-in Replacement for BU-61582 (83)
Drop-in Replacement for BU-65142
Rad Tolerant & Rad Hard Versions*
Rad Tolerant & Rad Hard Versions*
Fully Integrated Remote Terminal
Fully Integrated 1553 - BC/RT/MT
Including:
Flexible Processor Interface
- Low-Power Transceivers
16K x 16 Internal RAM
- Complete RT Protocol
Intelligent RT Data Buffering
Direct Interface to Processorless
Multiple Ordering Options;
Systems
+5V (Only), +5V/-15V, +5V/-12V
High Reliability Screening
+5V/Transceiverless (Contact Factory for
Multiple Ordering Options;
Availability)
+5V (Only), +5V/-15V, and +5V/-12V
+5V (Only, with Transmit Inhibits)
BU-63825(925):
DESCRIPTION
The BU-63825/925 BC/RT/MT Sp’ACE-II and BU-63705 Space-RT-II series of MIL-STD-1553 terminals continues Data
Device Corporation’s (DDC’s) commitment to producing hybrids with enhanced processing and screening for space
borne, radiation and Hi-Rel applications. Both terminals are designed specifically to be hardware and software
compatible, direct drop-in replacements for the equivalent Sp’ACE and Space RT series.
The BU-63825/925 Sp’ACE-II is a complete integrated interface between a 1553 bus and a host processor, and
replaces the BU-61582/83 Sp’ACE ( Space Advanced Communication Engine) pin-for-pin with the same 1.9 square
inch package.
The BU-63705 Space RT-II is a terminal for simple, non-CPU based applications, and shares the same 3.78 square inch
package as BU-65142 Space RT, which it replaces.
APPLICATIONS
The new generation of Sp’ACE-II and Space-RT-II terminals are designed for applications requiring the highest levels
of reliability and radiation tolerance*, including such platforms as launch vehicles, satellites and the International
Space Station.
DESIGN
The manufacturing of hybrids for space applications involves enhancements in the area of layout design, processing
and screening. The principle goal of the hybrid mechanical design is to improve the ease of wire bonding and
inspection. All of DDC's space grade terminals utilize ceramic packaging. Ceramic packages eliminate the potential
hermeticity problems associated with the glass beads of KOVAR (metal) packages. In addition, ceramic packages
facilitate improved thermal properties and feature reduced weight and lower cost.
®
*Contact Factory For Radiation Reports and Test Conditions
All trademarks are the property of their respective owners
© 2006 Data Device Corporation
Make Sure the Next Card
You Purchase Has...
Teach you step by step how to design CPLD/FPGA and MCU together
Since January 2009, the author has serialized the lecture "Hand in Hand Teach You to Learn CPLD/FPGA Design" in the magazine "Electronic World". "Hand in Hand Teach You to Learn CPLD/FPGA and Single C...
arui1999 Download Centre
Chinese version of Verilog HDL concise tutorial.
Chinese version of Verilog HDL concise tutorial..chm...
super红红55 FPGA/CPLD
Regarding the problem of 89c669 serial port 0 interrupt reception
My program is as follows: //Serial port 0 is used to communicate with the microcomputer. After receiving the microcomputer data packet, no changes are made, and the data packet is returned intact //Cr...
荒漠甘泉 Embedded System
Recruiting electronic engineers
The company is recruiting electronic engineers who are required to be able to write microcontroller programs and be familiar with assembly. They are required to have more than 1 year of work experienc...
luishiqi Recruitment
How to use the external interrupt of PIC24FJ64GA004
I am a newbie who has just come into contact with the PIC24FJ series. I used the 18F series before and I feel that the difference is a bit big. I looked at the pin diagram and found that there is only...
15275185009 Microchip MCU
How to make a CC2530 circuit board
Hello everyone, I am new to RF circuits. I have a few CC2530 Zigbee development boards on hand. I also want to try to draw a CC2530 board, but I don’t know how to draw the circuit between the 2530 and...
lifenganhui RF/Wirelessly

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 934  678  196  2738  1789  19  14  4  56  37 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号