5435802-3 datasheet, PDF - EEWORLD Datasheet

5435802-3: DescriptionRIGHT ANGLE DIP SW 4P AU; CategoryMechanical and electronic products switch; File Size171KB，2 Pages; ManufacturerTE Connectivity; Websitehttp://www.te.com; Environmental Compliance

Download Datasheet Parametric View All

5435802-3 Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	5435802-3	-	-	View	Buy Now

RIGHT ANGLE DIP SW 4P AU

Parameter Name	Attribute value
Brand Name	Alcoswitch
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
package instruction	ROHS COMPLIANT
Reach Compliance Code	compliant
ECCN code	EAR99
Factory Lead Time	9 weeks
Actuator type	PIANO
Other features	LOW PROFILE
body width	7.366 mm
Body color	BLACK
body height	9.652 mm
Body length or diameter	12.192 mm
center contact material	COPPER ALLOY
Center contact plating	GOLD OVER NICKEL
Maximum contact current (DC)	0.025 A
Contact (DC) maximum rated R load	0.025A@24VDC
Contact resistance	0.1 mΩ
contact time	BREAK-BEFORE-MAKE
Maximum contact voltage (DC)	24 V
Dielectric withstand voltage	500VDC V
Electrical life	7000 Cycle(s)
End contact material	COPPER ALLOY
End contact plating	GOLD OVER NICKEL
Shell material	GLASS FILLED POLYESTER
Insulation resistance	1000000000 Ω
insulator material	GLASS FILLED POLYESTER
Manufacturer's serial number	5435802
Installation features	THROUGH HOLE-STRAIGHT
Number of switching segments	4
Maximum operating temperature	105 °C
Minimum operating temperature	-55 °C
PCB hole count	8
Solderability	WAVE
surface mount	NO
Switch action	MOMENTARY
switch function	SPST
Switch type	PIANO DIP SWITCH
Terminal length	0.14 inch
Terminal material	COPPER ALLOY
Termination type	SOLDER
Base Number Matches	1

Verilog statement output question: input b; reg a; if(i) a = b; assign c = a; if i=0; then what is the value of c, should it be no value, or 0? c is of wire type, so it is not saved, so there is no output value, is this correct?...; tianma123 FPGA/CPLD

How to calculate the gate count of FPGA?: I often hear that FPGAs have tens of thousands of gates, but isn't the size of an FPGA measured in logic units? Is there any relationship between the two? How do you estimate tens of thousands of gate...; 心仪 FPGA/CPLD

Check out Xilinx's latest release of Targeted Design Platform domain-specific kits: Here are the pictures. It's too late, and there's nothing much to write. Just a brief explanation will suffice. If I remember anything else, I'll continue to add.This is the Spartan-6 development boar...; 凯哥 FPGA/CPLD

ADC12, the GND level reading is too large when the speed is fast.: The MCU I use is F5438A, the master clock is 32M. The configuration of ADC12 is master clock, 8-bit resolution, 64 sampling clocks, A0A1A2A3 round sequence; The phenomena that occur are: 1. When I use...; shushu Microcontroller MCU

PCB leakage problem: When the PCB wiring was completed, I found that a wire was missing during the missing wire check, but I couldn't find it no matter how hard I tried, and I didn't see any flying wires! :faint: Does any...; zttian PCB Design

Get the mouse idle time under wince: How can I get the idle time of the mouse in WinCE? I use a timer in the application to calculate the interval between two inputs. This method is not allowed for some reason....; hehua Embedded System

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components