CXD2401R
Electronic Iris Control IC
Description
The CXD2401R is an IC which performs electronic
iris control by applying a CCD electronic shutter.
Features
•
Electronic iris control drive
•
Generates system clocks in response to the
CXA1390AR series
•
Generates timing pulses to drive the 510H system
CCD image sensor
•
H driver for CCD (5V direct drive for Type 1/3 CCD)
Absolute Maximum Ratings
•
Supply voltage
V
DD
V
SS
– 0.5 to +7.0 V
•
Input voltage
V
I
V
SS
– 0.5 to V
DD
+ 0.5V
•
Output voltage
V
O
V
SS
– 0.5 to V
DD
+ 0.5V
•
Operating temperature Topr
–20 to +75
°C
•
Storage temperature Tstg
–55 to +150
°C
Recommended Operating Conditions
•
Supply voltage
V
DD
4.75 to 5.25
•
Operating temperature Topr
–20 to +75
Pin Configuration
XSUB
XSG2
XSG1
26
48 pin LQFP (Plastic)
Applications
CCD monitoring cameras
Structure
Silicon gate CMOS IC
Applicable CCD Image Sensors
510H system SONY CCD
•
ICX054BK (Type 1/3 NTSC CCD)
•
ICX055BK (Type 1/3 PAL CCD)
V
°C
V
DD
3
V
SS
3
XV4
XV3
36
V
SS
4
SPUPV
IRIN
SPDNV
Vreg
V
DD
4
ENB
IRENB
PS
LIMIT1
LIMIT2
NTSC
37
38
39
40
41
42
35
34
33
32
31
30
29
28
27
25
24 XV2
23
22
XDL2
XDL1
XV1
GM
RG
H2
H1
21 XSP2
20
19
CXD2401R
18
17
16
15
14
13
1
2
3
4
5
6
7
8
9
10
11
12
XSP1
XSHP
V
SS
2
XSHD
V
DD
2
CLP2
BFG
ID
43
44
45
46
47
48
OSCI
OSCO
V
DD
1
CLP4
CLP1
Sony reserves the right to change products and specifications without prior notice. This information does not convey any license by
any implication or otherwise under any patents or other right. Application circuits shown, if any, are typical examples illustrating the
operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits.
TEST
–1–
PBLK
VD
V
SS
1
HD
CK
CL
E94620D9X
CXD2401R
Pin Description
Pin
No.
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
Symbol
OSCI
OSCO
CK
TEST
CL
V
SS
1
VD
HD
V
DD
1
CLP4
CLP1
PBLK
ID
BFG
CLP2
V
DD
2
XSHD
V
SS
2
XSHP
XSP1
XSP2
XDL1
XDL2
XV2
XV1
XSG1
XV3
XSG2
XV4
XSUB
V
SS
3
H1
H2
RG
I/O
I
O
I
I
O
—
I
I
—
O
O
O
O
O
O
—
O
—
O
O
O
O
O
O
O
O
O
O
O
O
—
O
O
O
Description
Inverter input for oscillation. (NTSC: 1820fH, PAL: 1816fH)
Inverter output for oscillation. (NTSC: 1820fH, PAL: 1816fH)
Input for main clock in IC. (NTSC: 1820fH, PAL: 1816fH)
IC test input. Fixed at GND in normal operation. (With pull-down resistor)
CK/2 clock output. NTSC: 910fH = 4fsc, PAL: 908fH
GND
Vertical sync signal input.
Horizontal sync signal input.
5V power supply.
Clamping pulse for CCD dummy output.
Clamping pulse for CCD optical black.
Cleaning pulse for vertical/horizontal blanking.
Vertical direction line identification signal.
Burst flag gate pulse.
Clamping pulse in horizontal blanking.
5V power supply.
CCD data level sample-and-hold pulse output.
GND
CCD precharge level sample-and-hold pulse output.
Color separation sample-and-hold pulse output.
Color separation sample-and-hold pulse output.
Clock output for CCD DL (Delay Line).
Clock output for CCD DL (Delay Line).
CCD vertical clock output.
CCD vertical clock output.
Clock output for CCD sensor readout.
CCD vertical clock output.
Clock output for CCD sensor readout.
CCD vertical clock output.
Clock output for CCD electronic shutter.
GND
CCD horizontal clock output.
CCD horizontal clock output.
CCD reset gate pulse output.
–2–
CXD2401R
Pin
No.
35
36
37
38
39
40
41
42
43
44
45
46
47
48
Symbol
V
DD
3
GM
V
SS
4
SPUPV
IRIN
SPDNV
Vreg
V
DD
4
ENB
IRENB
PS
LIMIT1
LIMIT2
NTSC
I/O
—
I
—
I
I
I
—
—
I
I
I
I
I
I
5V power supply.
Used for GND connection.
GND
Description
When set in electronic iris mode: Shutter speedup reference voltage input
When set in serial mode of electronic shutter: Strobe input
When set in electronic iris mode: Iris signal input
When set in serial mode of electronic shutter: Clock input
When set in electronic iris mode: Shutter speed-down reference voltage input
When set in serial mode of electronic shutter: Data input
Current source for comparator. Connected to 5V power supply via 33kΩ resistor.
5V power supply.
Generation/halt switching of electronic shutter pulse (Pin 30). (With pull-up resistor)
Electronic iris/electronic shutter switching. (With pull-up resistor)
Parallel/serial input switching of electronic shutter speed data. (With pull-up resistor)
Selecting limit value of max. shutter speed. (With pull-down resistor)
Selecting limit value of max. shutter speed. (With pull-down resistor)
NTSC/PAL switching. (With pull-down resistor)
Electrical Characteristics
DC Characteristics
Item
Pin No.
Symbol
V
DD
Conditions
(Within recommended operating range)
Min.
4.75
1.9
V
SS
0.7V
DD
0.3V
DD
I
OH
= –4mA
I
OL
= 8mA
I
OH
= –8mA
I
OL
= 8mA
I
OH
= –20mA
I
OL
= 20mA
I
OH
= –2mA
I
OL
= 4mA
V
IL
= 0V
V
IH
= V
DD
25
25
50
50
V
DD
– 0.8
0.4
75
75
V
DD
– 0.8
0.4
V
DD
– 0.8
0.4
V
DD
– 0.8
0.4
Typ.
5.0
Max.
5.25
V
DD
V
DD
Unit
V
V
V
V
V
V
V
V
V
V
V
V
V
kΩ
kΩ
Supply voltage 1
9, 16, 35, 42
Input voltage 1
Input voltage 2
Input voltage 3
∗
38, 40 (Electronic iris mode) V
IN
1
39 (Electronic iris mode)
4, 7, 8, 36, 38, 39, 40, 43,
44, 45, 46, 47, 48 (Pins 38,
39 and 40 are when set in
electronic shutter mode)
V
IN
2
V
IH
3
V
IL
3
V
OH
1
V
OL
1
V
OH
2
V
OL
2
V
OH
3
V
OL
3
V
OH
4
V
OL
4
R
PU
R
PD
Output voltage 1 5, 10, 11
15, 17, 19, 20, 21,
22, 23, 34
Output voltage 2
Output voltage 3 32, 33
12, 13, 14, 24, 25,
26, 27, 28, 29, 30
43, 44, 45
4, 36, 46, 47, 48
Output voltage 4
Pull-up
resistance value
Pull-down
resistance value
∗
Pins 7 and 8 do not have a protective diode at the power supply side.
–3–
CXD2401R
Comparator Characteristics
Item
Input offset voltage
Response Rise
time
Fall
Current consumption
In-phase input voltage range
Indefinite region
Pin No.
Symbol
Vos
Conditions
(Within recommended operating range)
Min.
Typ.
1.1
Response time when a step
input of 100mV amplitude/
5mV overdrive is applied.
140
190
98
1.9 to 5
±10
140
Max.
50
Unit
mV
ns
ns
µA
V
mW
38, 39,
40
t
pd
+
t
pd
–
I
DD
V
ICR
Vf
Bias current source for comparator. Pin No.: 41. Connected to power supply via 33kΩ resistor.
Note)
1. Input offset voltage and indefinite region
Input offset voltage and indefintie region are
existed in the comparator which builds in this IC
as shown right figure. Note that this when
designing external circuit.
2. Pins 40 and 38 for electronic iris mode
Use it in this state of Pin 40 (SPDNV) > Pin 38
(SPUPV).
5.0V
Indefinite region
10mV
10mV
Pins 40 and 38
(SPDNV and SPUPV)
10mV
10mV
Indefinite region
GND
50mV
50mV
Input offset voltage
Input offset voltage
Oscillating Inverter I/O Characteristics
Item
Logical Vth
1
Input voltage
Pin No.
Symbol
LVth
V
IH
V
IL
2
1 to 2
V
OH
V
OL
RFE
f
I
OH
= –12mA
I
OL
= 12mA
V
IN
= V
DD
or Vss
Conditions
(Within recommended operating range)
Min.
Typ.
V
DD
/2
0.7V
DD
0.3V
DD
V
DD
/2
V
DD
/2
250k
20
1M
2.5M
30
Max.
Unit
V
V
V
V
V
Ω
MHz
Output voltage
Feedback resistor
Oscillator frequency
Duty Control Inverter Input Characteristics
Item
Logical Vth
Input voltage
3
Input amplification
Feedback resistor
Pin No.
Symbol
LVth
V
IH
V
IL
V
IN
RFE
Conditions
(Within recommended operating range)
Min.
Typ.
V
DD
/2
0.7V
DD
0.3V
DD
fmax = 50MHz sine wave
V
IN
= V
DD
or Vss
0.5
250k
1M
2.5M
Max.
Unit
V
V
V
Vpp
Ω
Note)
The input voltage is the input voltage characteristics for an external direct power input, and input
amplification is the input amplification characteristics for input through capacitor.
–4–
CXD2401R
Electrical Characteristics
AC Characteristics
1) AC characteristics among serial communication clocks (SPDNV (ED2), IRIN (ED1), SPUPV (ED0))
SPDNV (ED2)
IRIN (ED1)
0.3V
DD
0.7V
DD
0.7V
DD
0.7V
DD
ts2
SPUPV (ED0)
th2
0.3V
DD
tw0
0.7V
DD
ts1
ts0
(Within recommended operating range)
Symbol
Definition
SPDNV (ED2) set-up time, activated by the rising edge of IRIN (ED1)
SPDNV (ED2) hold time, activated by the rising edge of IRIN (ED1)
IRIN (ED1) rising set-up time, activated by the rising edge of SPUPV
(ED0)
SPUPV (ED0) pulse width
SPUPV (ED0) rising set-up time, activated by the rising edge of IRIN
(ED1)
Min.
20ns
20ns
20ns
20ns
20ns
50µs
Typ.
Max.
t
s2
t
h2
t
s1
t
w0
t
s0
2) Microcomputer communication clock
→
IC take-in characteristics
Example: NTSC/ODD field
VD
HD
XSG1
Magnification
HD
XSG1
NTSC mode: 63.5µs, PAL mode: 63.9µs
SEN logic level is to be High for this period.
0.3V
DD
0.3V
DD
Note)
During the 1H period for generating XSG1, the phase against AVD differs according to each mode.
Please always maintain the SEN logic level at High for "the 1H period when XSG1 varies."
–5–
京公网安备 11010802033920号
EEWORLD
