EEWORLDEEWORLDEEWORLD

Part Number

Search
 PDF

5962-01-247-5616

Description
IC IC,LOGIC MUX,QUAD,2-INPUT,S-TTL,DIP,16PIN,PLASTIC, Multiplexer/Demultiplexer
Categorylogic    logic   
File Size368KB,7 Pages
ManufacturerTexas Instruments
Websitehttp://www.ti.com.cn/
Stay tuned Parametric

5962-01-247-5616 Overview

IC IC,LOGIC MUX,QUAD,2-INPUT,S-TTL,DIP,16PIN,PLASTIC, Multiplexer/Demultiplexer

5962-01-247-5616 Parametric

Parameter NameAttribute value
Is it Rohs certified?incompatible
Objectid1156969295
package instructionDIP, DIP16,.3
Reach Compliance Codenot_compliant
YTEOL0
JESD-30 codeR-PDIP-T16
Logic integrated circuit typeMULTIPLEXER
Number of functions4
Number of entries2
Number of terminals16
Maximum operating temperature70 °C
Minimum operating temperature
Package body materialPLASTIC/EPOXY
encapsulated codeDIP
Encapsulate equivalent codeDIP16,.3
Package shapeRECTANGULAR
Package formIN-LINE
Peak Reflow Temperature (Celsius)NOT SPECIFIED
Certification statusNot Qualified
Nominal supply voltage (Vsup)5 V
surface mountNO
technologyTTL
Temperature levelCOMMERCIAL
Terminal formTHROUGH-HOLE
Terminal pitch2.54 mm
Terminal locationDUAL
Maximum time at peak reflow temperatureNOT SPECIFIED
Reading and writing EVC XML files
I downloaded the CMarkup class from the Internet and implemented the writing and reading of XML files in EVC. However, the XML files generated by the program written in VC6.0 using this class cannot b...
qq413243608 Embedded System
How to share network via USB on embedded development board
I've been learning about embedded systems recently and got a beaglebone black. It only requires a USB cable to get things done. I can log in via ssh and transfer via ftp, which is very convenient. I a...
flashtt ARM Technology
Introduction to FPGAs
FPGA is the abbreviation of Field Programmable Gate Array, which is a product further developed on the basis of programmable devices such as PAL, GAL, EPLD, etc. It emerged as a semi-custom circuit in...
lhy FPGA/CPLD
Optimization of DSP Hardware Implementation (V) - Optimization of Feedback Loop When Input Data Has Gaps
In communication digital signal processing, designs with feedback loops are often encountered. For example, digital clock recovery or adaptive equalization filters. The basis of this type of design is...
fish001 DSP and ARM Processors
Problems with creating sheet symbols for multi-page schematics
When AD designs a multi-page schematic, do I need to add a sheet symbol? design----create sheet symbol from sheet or HDL. I see that some designs have it added, but some designs have not....
平漂流 PCB Design
A few thoughts
I saw the ranking of the hot sections on the forum homepage and suddenly wanted to stir up some less popular ones. Reply if you are interested...
heningbo Suggestions & Announcements

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 623  854  2711  2448  98  13  18  55  50  2 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号