8T1-10F35SBM datasheet, PDF - EEWORLD Datasheet

8T1-10F35SBM: DescriptionMIL Series Connector, 13 Contact(s), Aluminum Alloy, Female, Crimp Terminal, Receptacle,; CategoryThe connector The connector; File Size4MB，52 Pages; ManufacturerEsterline Technologies Corporation

Download Datasheet Parametric View All

8T1-10F35SBM Overview

MIL Series Connector, 13 Contact(s), Aluminum Alloy, Female, Crimp Terminal, Receptacle,

Parameter Name	Attribute value
Objectid	4002133695
Reach Compliance Code	unknown
ECCN code	EAR99
Other features	STANDARD: MIL-DTL-38999, LOW PROFILE, POLARIZED
Back shell type	SOLID
Body/casing type	RECEPTACLE
Connector type	MIL SERIES CONNECTOR
Contact point gender	FEMALE
Coupling type	BAYONET
DIN compliance	NO
empty shell	NO
Environmental characteristics	CORROSION/ENVIRONMENT/FLUID RESISTANT
Filter function	NO
IEC compliance	NO
MIL compliance	YES
Plug information	MULTIPLE MATING PARTS AVAILABLE
Mixed contacts	NO
Installation type	CABLE
Options	GENERAL PURPOSE
Shell surface	NICKEL
Shell material	ALUMINUM ALLOY
Housing size	10
Termination type	CRIMP
Total number of contacts	13

8T SERIES

Low Profile Bayonet Connectors

MIL-DTL-38999 Series II

DDR3 IP core instantiation guidance required: There are 3 DDR3 chips on the schematic diagram, two of which output 16-bit data, and the remaining one outputs 8-bit data. These 3 DDR3s share address lines and control signals. I want to know how to...; robertslyh FPGA/CPLD

There is an H bridge in the lower right corner. But after soldering, the 9013 in the lower left corner keeps smoking. Can anyone tell me? !: ...; sunruiiris MCU

[HPM-DIY] Pseudo 3D game doom ported to HPM6750: DOOM is a first-person shooter game produced by id Software and published by Bethesda . It is available on PS4, XBOXONE, PC, and Nintendo Switch. On December 2, 2016, the game won the TGA 2016 Best So...; RCSN Domestic Chip Exchange

How to reset xilinx after loading?: How can Xilinx FPGA, such as Spartan3, reset itself after program loading, i.e., assign initial values to the registers of the entire FPGA? That is, the reset input rst of the top module is low after ...; eeleader-mcu FPGA/CPLD

Invalid declaration when using IP4_ADDR(ipaddr, a,b,c,d): When using the RAW API interface programming in LWIP to set the local IP, the following error occurs:Is there something wrong with the format I used? How should I modify it?...; 荔枝星球宇航员 Programming Basics

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components