EEWORLDEEWORLDEEWORLD

Part Number

Search

PT7V4050GACHA24.576/25.000

Description
PLL/Frequency Synthesis Circuit,
CategoryAnalog mixed-signal IC    The signal circuit   
File Size156KB,7 Pages
ManufacturerPericom Semiconductor Corporation (Diodes Incorporated)
Websitehttps://www.diodes.com/
Download Datasheet Parametric View All

PT7V4050GACHA24.576/25.000 Overview

PLL/Frequency Synthesis Circuit,

PT7V4050GACHA24.576/25.000 Parametric

Parameter NameAttribute value
Objectid113607775
package instruction,
Reach Compliance Codeunknown
ECCN codeEAR99
Data Sheet
PT7V4050
PLL with quartz stabilized VCXO
|||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
Features
PLL with quartz stabilized VCXO
Loss of signals alarm
Return to nominal clock upon LOS
Input data rates from 8 kb/s to 65 Mb/s
Tri-state output
User defined PLL loop response
NRZ data compatible
Single +5.0V power supply
Description
The device is composed of a phase-lock loop with an
integrated VCXO for use in clock recovery, data re-
timing, frequency translation and clock smoothing
applications in telecom and datacom systems.
Crystal Frequencies Supported: 12.000~50.000 MHz.
Block Diagram
CLKIN
DATAIN
HIZ
Phase Detector &
Loss Of Signal
Circuit
RCLK
RDATA
LOS
PHO
VC
LOSIN
CLK1
VCXO
Divider
CLK2
OPN
Op
Amp
OPOUT
OPP
Ordering Information
PT7V4050
Device Type
16-pin clock recoverymodule
PackageLeads
T: Thru-Hole
G: Surface Mount
CLK2 Divider
A: Divide by 2 E: Divide by 32
B: Divide by 4 F: Divide by 64
C: Divide by 8 G: Divide by 128
D: Divide by 16 H: Divide by 256
K: Disable
T
B
C
G
A
49.408 / 12.352
CLK2 Frequency
CLK1 Frequency
A: 5.0V supply voltage
B: 3.3V supply voltage
C:
±
20ppm
F:
±
32ppm
G:
±
50ppm
H:
±
100ppm
Temperature Range
C: 0
°
C to 70
°
C
T: -40
°
C to 85
°
C
12.000
16.128
18.432
22.579
28.000
34.368
44.736
Frequencies using at CLK1 (MHz)
12.288
12.624
13.00
16.384
16.777
16.896
18.936
20.000
20.480
24.576
24.704
25.000
30.720
32.000
32.768
38.880
40.000
41.2416
47.457
49.152
49.408
19.440
35.328
16.000
17.920
22.1184
27.000
33.330
41.943
50.000
40.960
Note:
CLK1 up to 40.960MHz for both 5V and
3.3V for temperature -40oC to 85 oC; CLK1 up to
50MHz for both 5V and 3.3V for temperature 0oC to 70oC.
PT0125(02/06)
1
Ver:2
I want to learn embedded systems. Can anyone recommend some books? (Analog electronics, digital electronics)
I want to learn embedded systems. Can you recommend some books? I want to learn embedded systems. Can you recommend some books? I mainly focus on ARM, and may also do SOC. I use VERILOG hardware descr...
benbeu Embedded System
DIY open source electric car color screen charger
I want to make a completely open source charger. Open source hardware and code. Leave questions for everyone to solve together.Xianming: My skills are average, and there are many experts here. Please ...
witqyz DIY/Open Source Hardware
Looking to buy esp32-wrover-B module or development board
Anyone have any spare esp32-wrover-B modules or development boards? The best flash is 8M or 16M. You can exchange them with E coins....
RCSN Buy&Sell
Small problems with several evc dialog boxes
I would like to ask, when I press F1 to return to the previous window, or destroy the current window, to display another window, how should I write such code? if(pMsg->message == WM_KEYDOWN) { CChanne...
ggch Embedded System
IEEE754 floating point format
The C2000 microprocessor with C28x+FPU architecture adds some registers and instructions to the original C28x fixed-point CPU to support IEEE single-precision floating-point operations. For programs w...
灞波儿奔 DSP and ARM Processors
If you use a microcontroller to power on and configure the FPGA~~
If I use a microcontroller to power on and configure the FPGA~~1. I use Quartus II 8.1 (32-Bit) to compile and generate a .POF file. How do I convert it to a file A that can be used to configure the m...
wanggq FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2771  135  1549  1625  1720  56  3  32  33  35 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号