531AC303M000DGR datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> 531AC303M000DGR

531AC303M000DGR: DescriptionLVPECL Output Clock Oscillator, 303MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531AC303M000DGR Overview

LVPECL Output Clock Oscillator, 303MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531AC303M000DGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Reach Compliance Code	unknown
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	7%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	303 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVPECL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Typical electronic rodent killer circuit diagram

Interface circuit between CMOS and ECL a

Schematic diagram of HL202 used in DC motor chopper speed regulation system

DC/DC conversion circuit diagram without isolation

27MHz transmitter

Relay application circuit of HT7605

How to get the remaining number of inputs of the Pin code?: I am trying to make a thing to change the PIN2 code in PPC, but the number of times the PIN2 code can be entered is limited. I should be able to get the number of times I have left through the API. Wh...; hideseen Embedded System

Questions about 8253 working mode: When 8253 is in mode 5 hardware trigger selection mode, does the Gate count every time a rising edge comes? Or does the Gate count as long as it remains at a high level after it is adjusted from a low...; jakysong Embedded System

About the setting of the color of the top post in the section: Hello everyone, [b][color=red]Note: Modifications are limited to top posts and featured posts (if the moderator feels it is necessary to emphasize), other posts should be kept in black. [/color][/b] T...; soso Suggestions & Announcements

How to become a driver development expert?: I want to learn driver development, but I don't know how to start? I want to learn driver development step by step, not seeking shortcuts, but taking every step carefully. If any expert can show me a ...; wangshenglin Embedded System

TI Signal Chain Basics Collection: Many students have a headache when it comes to amplification. It depends on each person's opinion. I upload a collection of TI signal chain basics that I found for everyone to share and discuss togeth...; 小风残月 TI Technology Forum

$89 Xilinx Spartan-6 LX9 Microboard--Design and implementation of a simple waveform generator based on Spartan6: Design and implementation of a simple waveform generator based on spartan6 Introduction : In September , I learned from maylove administrator that I had the opportunity to try out the Xilinx Spartan-6...; cwpersist FPGA/CPLD

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components