EEWORLDEEWORLDEEWORLD

Part Number

Search

PX-721-HDW-SABA-139M264000

Description
LVDS Output Clock Oscillator, 139.264MHz Nom
CategoryPassive components    oscillator   
File Size2MB,9 Pages
ManufacturerVectron International, Inc.
Websitehttp://www.vectron.com/
Environmental Compliance
Download Datasheet Parametric View All

PX-721-HDW-SABA-139M264000 Overview

LVDS Output Clock Oscillator, 139.264MHz Nom

PX-721-HDW-SABA-139M264000 Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
Objectid2060908062
Reach Compliance Codecompliant
YTEOL0
Other featuresENABLE/DISABLE FUNCTION; TR, 7 INCH
maximum descent time0.35 ns
Frequency Adjustment - MechanicalNO
frequency stability100%
JESD-609 codee4
Installation featuresSURFACE MOUNT
Nominal operating frequency139.264 MHz
Maximum operating temperature70 °C
Minimum operating temperature-10 °C
Oscillator typeLVDS
physical size7.0mm x 5.0mm x 1.62mm
longest rise time0.35 ns
Maximum supply voltage2.75 V
Minimum supply voltage2.25 V
Nominal supply voltage2.5 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceGold (Au) - with Nickel (Ni) barrier
Single Frequency HPLL XO
PX-721
PX-721
Features
Description
Applications
The PX-721 is a crystal oscillator, XO, based upon Vectron’s HPLL high performance phase locked loop frequency multiplier ASIC, that combines
key digital synthesis techniques with VI’s proven core analog technology blocks. A standard low frequency crystal provides the reference to
the fractional-n synthesizer so that virtually any frequency between 10MHz and 1200 MHz can be factory programmed allowing quick turn
manufacturing.
Features
• Industry Standard Package, 5.0 x 7.0 x 1.8 mm
• HPLL High Performance PLL ASIC
• Typical Jitter 500 fs-rms (12 kHz to 20 MHz)
• Output Frequencies from 10 MHz to 1200 MHz
• Spurious Suppression, 70 dBc Typical
• 2.5V or 3.3V Supply Voltage
• LVCMOS, LVPECL or LVDS Output Configurations
• Output Enable
• Compliant to EC RoHS Directive
Applications
PLL circuits for clock smoothing and frequency translation
Description
Standard
• 1-2-4 Gigabit Fibre Channel
• 10 Gigabit Fibre Channel
• 10GbE LAN / WAN
• Synchronous Ethernet
• OC-192
• SONET / SDH
INCITS 352-2002
INCITS 364-2003
IEEE 802.3ae
ITU-T G.8262
ITU-T G.709
GR-253-CORE Issue4
Block Diagram
V
DD
COutput
Output
XTAL
LVCMOS
LVPECL
LVDS
HPLL
OE or NC
OE or NC
Gnd
Figure 1 - Block Diagram
Page 1 of 9
Vectron International • 267 Lowell Road, Hudson, NH 03051 • Tel: 1-88-VECTRON-1 • http://www.vectron.com
Rev8: Feb 2014
[New version CH554 review DIY] Request the attached USB to serial port schematic
I received this development board a while ago, but I have been away on business and have not been able to test it. Today I finally came back from my business trip, so I will do a simple test. Since it...
ketose MCU
A Review of Microwave Linear Power Amplifiers
Microwave linear power amplifiers are becoming more and more important in modern microwave (wireless) communication systems. In particular, in CDMA mobile communication systems, linear power amplifier...
JasonYoo Analog electronics
About Zigbee coordinator network management issues
I did an experiment like this: the coordinator established a network, and there were three nodes connected to the coordinator, one of which was a routing node, and the other two were terminal nodes. A...
yozen RF/Wirelessly
God-level DIY: TI engineers create hybrid energy harvesting device
[align=left][color=#000][i]At TI, we welcome makers and hobbyists who enjoy inventing and creating in their spare time. In our ongoing [/i][i]"God-level[/i][i]DIY"[/i][i] blog series, we'll share with...
maylove Microcontroller MCU
28021 serial port upgrade program problem, please help
When doing online program upgrade of TMS320F28021, I embedded the communication protocol in the application program to enter SCI_Boot, and after judging that the data type of the data stream is 08AA, ...
daisy1 Microcontroller MCU
The cpld counter starts counting from 0 and stops at 16. The counter does not work after power-on.
always@(posedge clk or negedge rst)if(!rst)cont1else if (cont1==16)cont1elsecont1The clock reset signal is normal. After power-on, the counter immediately changes to 16. There is no intermediate count...
bwl19881019 FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 347  1  782  2132  1476  7  1  16  43  30 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号