EEWORLDEEWORLDEEWORLD

Part Number

Search

D8740270GTH

Description
gaas power doubler, 40 - 870mhz, 27.0db min. gain @ 870mhz, high, 440ma max. @ 24vdc
File Size60KB,4 Pages
ManufacturerPREMIER DEVICES, INC.
Websitehttp://www.premierdevices.de/
Download Datasheet Parametric Compare View All

D8740270GTH Online Shopping

Suppliers Part Number Price MOQ In stock  
D8740270GTH - - View Buy Now

D8740270GTH Overview

gaas power doubler, 40 - 870mhz, 27.0db min. gain @ 870mhz, high, 440ma max. @ 24vdc

D8740270GTH Parametric

Parameter NameAttribute value
MakerPREMIER DEVICES, INC.
package instruction,
Reach Compliance Codeunknown
ECCN codeEAR99
Product Specification
D8740270GTH
GaAs Power Doubler, 40 – 870MHz, 27.0dB min. Gain @ 870MHz, High, 440mA max. @ 24VDC
FEATURES
Excellent linearity
Superior return loss performance
Extremely low distortion
Optimal reliability
Low noise
Unconditionally stable under all terminations
High output capability
D8740270GTH
APPLICATION
40 to 870 MHz CATV amplifier systems
GaAs Power Doubler Hybrid
High Output Capability
40 – 870MHz
27.0dB min. Gain @ 870MHz
440mA max. @ 24VDC
DESCRIPTION
Hybrid Power Doubler amplifier module with high
output capability employing GaAs dice
LIMITING VALUES
In accordance with the Absolute Maximum Rating System (IEC 60134)
SYMBOL
V
i
V
ov
T
stg
T
mb
PARAMETER
RF input voltage (single tone)
DC supply over-voltage (5 minutes)
storage temperature
operating mounting base temperature
MIN.
-
-
- 40
- 30
MAX.
75
30
+ 100
+ 100
UNIT
dBmV
V
°C
°C
CHARACTERISTICS
Table 1: S-Parameter, Noise Figure, DC Current; V
B
= 24V; T
mb
= 30°C; Z
S
= Z
L
= 75
SYMBOL
G
p
SL
FL
S
11
PARAMETER
power gain
slope
1)
flatness of frequency
response
input return loss
CONDITIONS
f = 870 MHz
f = 40 to 870 MHz
f = 40 to 870 MHz
(Peak to Valley)
MIN.
27.0
0.5
-
20.0
19.0
17.0
20.0
19.0
18.0
-
TYP.
1.0
MAX.
28.2
1.5
0.6
-
-
-
-
-
-
5.0
440.0
UNIT
dB
dB
dB
dB
dB
dB
dB
dB
dB
dB
mA
S
22
output return loss
F
I
tot
noise figure
total current
consumption (DC)
f = 40 to 320 MHz
f = 320 to 640 MHz
f = 640 to 870 MHz
f = 40 to 320 MHz
f = 320 to 640 MHz
f = 640 to 870 MHz
f = 50 to 870 MHz
420.0
Notes:
1) The slope is defined as the difference between the gain at the start frequency and the gain at the stop frequency.
Page 1 of 4
2004 Jun 01
Document Revision Level A

D8740270GTH Related Products

D8740270GTH D8740250GTH
Description gaas power doubler, 40 - 870mhz, 27.0db min. gain @ 870mhz, high, 440ma max. @ 24vdc gaas power doubler, 40 - 870mhz, 25.0db min. gain @ 870mhz, high, 440ma max. @ 24vdc
Maker PREMIER DEVICES, INC. PREMIER DEVICES, INC.
Reach Compliance Code unknown unknown
ECCN code EAR99 EAR99
Design of Convolutional Coder and Decoder Based on VHDL Language
Abstract: Convolutional code is an error control code with excellent performance. Based on the basic working principle of convolutional code encoder and decoder, this paper proposes a method to design...
xiaocao Analog electronics
MAX1452 sensor signal conditioning chip Dalian Ruike Electronics
Dalian Ruike Electronics MAX1452 is a highly integrated analog sensor signal processor. Sensors using resistive elements are used in industry and process control. The MAX1452 has amplification, calibr...
dlrk Automotive Electronics
I want to ask a stupid question :)
On a whim, I suddenly wanted to ask you all: for the same game, why on iPad (because I have only used iPad, I am not sure about other pads, so I dare not say anything :p), mobile games do not have a "...
HALO--117 Embedded System
How will you use the components in the "POS Kit"?
The devices in the "POS Kit" are very unique. Some are new devices that TI has just launched, with good performance and functions. TI will release 100 sets of such kits in this event, which is a large...
dontium Analogue and Mixed Signal
[Transfer] How to use SignalTap II to observe reg and wire values? (SOC) (Verilog) (Quartus II) (Signa
AbstractWhen writing Verilog, although each module is first simulated using ModelSim or the simulator that comes with Quartus II, when each module is actually merged, some unexpected "run-time" proble...
火雨木头 FPGA/CPLD
MPLAB Harmony Learning Part 1-- Harmony Design Concept and Advantages
[font=微软雅黑][size=5][color=#000000]This article is transferred from[/color][/size][/font][color=#000][font=微软雅黑][size=5]Microchip[/size][/font][/color][font=微软雅黑][size=5][color=#000000]Wheatfield Forum...
橙色凯 Microchip MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2188  1306  1217  439  1978  45  27  25  9  40 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号