EEWORLDEEWORLDEEWORLD

Part Number

Search

10121750-1221088LF

Description
Board Connector
CategoryThe connector    The connector   
File Size411KB,3 Pages
ManufacturerAmphenol
Websitehttp://www.amphenol.com/
Environmental Compliance
Download Datasheet Parametric View All

10121750-1221088LF Overview

Board Connector

10121750-1221088LF Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
Objectid1993138232
Reach Compliance Codecompliant
Country Of OriginMainland China
ECCN codeEAR99
YTEOL8.85
Other featuresTERMINAL PITCH FOR POWER CONTACTS IS 6.35
body width0.57 inch
subject depth0.93 inch
body length7.54 inch
Connector typeBOARD CONNECTOR
Contact arrangementS84P20
Contact to complete cooperationNOT SPECIFIED
Contact point genderMALE
Contact materialCOPPER ALLOY
DIN complianceNO
Filter functionNO
IEC complianceNO
MIL complianceNO
Plug contact pitch0.1 inch
Match contact row spacing0.1 inch
Mixed contactsYES
Installation methodRIGHT ANGLE
Installation typeBOARD
Number of connectorsONE
Number of rows loaded4
OptionsGENERAL PURPOSE
PCB contact row spacing2.54 mm
Terminal pitch2.54 mm
Termination typePRESS FIT
Total number of contacts104
UL Flammability Code94V-0
Peng-Bing Fu
Helen Zhang
Shao-Qi Kuang
Pei-Ming Zheng
2012/09/12
2013/05/21
2013/05/21
2013/05/21
-
Released
A
PDS: Rev :A
STATUS:Released
Printed: May 22, 2013
Upgrading bootloader failed, check the short-circuit interfaces and study again
Continuing from the previous post, KW41Z's Best Partner - [NXP Kinetis MCU] - Electronic Engineering World Forum [url]https://bbs.eeworld.com.cn/thread-529560-1-1.html[/url] According to Freescale's u...
suoma NXP MCU
Can I add components to the vxsim simulation environment? How to configure vxworks
How to include INCLUDE_POSIX_SCHED when using POSIX functions in vxsim simulation environment? If the project (downloadable) is not selected, can the project not select component configuration? Is the...
taoym101 Real-time operating system RTOS
How to understand "everything is a file"? Answer from the perspective of the application layer and the driver layer.
Dear experts, how do you understand "everything is a file"? Please answer from the perspective of the application layer and the driver layer....
zhengjiewen Linux and Android
[Design Tools] This document introduces the FPGA operation steps for a certain function using ISE10.1
The document introduces the steps of using ISE10.1 to perform FPGA operations for a certain function, including the steps of creating a new document, synthesis, functional simulation, compilation and ...
GONGHCU FPGA/CPLD
The LPC2138 P1 port connected to the 1602 LCD simulation in Pretous cannot display! !
I am building a virtual simulation platform in Proteus. When using LM1602, the sent data cannot be displayed normally. I have successfully used the same code in the P0 port of LPC2106. Because there a...
chengchuanqing Embedded System
After the layer is locked, Blt returns DDERR_SURFACEBUSY. Who returns it?
Is there any lock when executing Blt? If yes, where is it added? There is no lock in HalBlt. When the layer is locked, the Blt operation directly returns DDERR_SURFACEBUSY without entering HalBlt oper...
friday505 Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2094  235  622  2858  1042  43  5  13  58  21 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号