ABLS3-8.999MHZ-CW datasheet, PDF

Datasheet> All Categories > Passive components> Crystal/resonator> ABLS3-8.999MHZ-CW

ABLS3-8.999MHZ-CW: DescriptionParallel - Fundamental Quartz Crystal, 8.999MHz Nom, ROHS COMPLIANT, HC49/US, SMD, 2 PIN; CategoryPassive components Crystal/resonator; File Size2MB，3 Pages; ManufacturerAbracon; Websitehttp://www.abracon.com/index.htm; Environmental Compliance

Download Datasheet Parametric View All

ABLS3-8.999MHZ-CW Overview

Parallel - Fundamental Quartz Crystal, 8.999MHz Nom, ROHS COMPLIANT, HC49/US, SMD, 2 PIN

ABLS3-8.999MHZ-CW Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Objectid	1389565845
package instruction	ROHS COMPLIANT, HC49/US, SMD, 2 PIN
Reach Compliance Code	compliant
Country Of Origin	Mainland China
YTEOL	6.68
Other features	AT-CUT; BULK
Ageing	5 PPM/FIRST YEAR
Crystal/Resonator Type	PARALLEL - FUNDAMENTAL
Drive level	100 µW
frequency stability	0.0025%
frequency tolerance	50 ppm
JESD-609 code	e3
load capacitance	18 pF
Installation features	SURFACE MOUNT
Nominal operating frequency	8.999 MHz
Maximum operating temperature	70 °C
Minimum operating temperature	-30 °C
physical size	L11.4XB4.7XH2.5 (mm)/L0.449XB0.185XH0.098 (inch)
Series resistance	80 Ω
surface mount	YES
Terminal surface	Matte Tin (Sn)

Preview

Download Datasheet

View All

HC49/US (AT49) LOW PROFILE SMD

MICROPROCESSOR CRYSTAL

ABLS3

RoHS

Compliant

FEATURES:

• Suitable for RoHS compliant reflow

• Low height reduced to 2.5/2.6mm

• Tight stability & extended temperature options

APPLICATIONS:

• Computers, Modems, Microprocessors

• Wireless Applications

Reduced height

to 2.5/2.6mm

to 2.5mm

11.4 x 4.7 x 2.5/2.6mm

| | | | | | | | | | | |

| | |

STANDARD SPECIFICATIONS:

Parameters

Minimum

3.579545

Frequency

Range

24.000001

Operation

Mode

Operating Temperature

Storage

Temperature

Frequency

Tolerance @+25°C

Frequency Stability over the Operating

Temperature (

ref. to

+25°C)

Equivalent series resistance

(R1)

Shunt capacitance

(C0)

Load capacitance

(CL)

Drive

Level

Aging

Insulation Resistance

Drive

level dependency

(DLD)

Typical

-----

Maximum

24.000000

50.000000

70.000000

ºC

ppm

Ω

µW

ppm

@25°C±3°C

First year

@ 100Vdc ± 15V

Standard

(See

options if

other than

STD)

Units

Notes

Fundamental AT

(Standard)

Fundamental AT

(See

options)

Overtone

(Standard)

MHz

Fundamental

Overtone

-----

+70

-55

-----

+125

-50

-----

+50

-50

-----

-5

-----

See table 1 below

-----

100

-----

+50

-----

1000

See options

(For BT

cut,

±100ppm

max.at

-10° C

+60° C

only)

500

-----

MΩ

Minimum 7 points tested:

from

1µW to 500µW.

Change

frequency (Maximum -

Minimum) over

DLD

range < ±10ppm

Change

in ESR

(Maximum -

Minimum) over

DLD

range < 25% of Max

ESR

value.

Maximum

ESR

over

DLD

range < Max ESR

value.

ESR (Ω)

180

120

100

TABLE 1: ESR

FREQUENCY (MHz)

3.579545 - 4.999 (Fund.)

5.000 - 5.999 (Fund.)

6.000 - 7.999 (Fund.)

8.000 - 8.999 (Fund.)

9.000 - 9.999 (Fund.)

10.000 - 15.999 (Fund.)

16.000 - 50.000 (Fund.)

24.01 - 31.999 (3rd O/T)

32.000 - 70.00 (3rd O/T)

ABRACON IS

ISO 9001:2008

ISO 9001 / QS 9000

CE RTIFIED

Revised: 07.05.11

30332 Esperanza, Rancho Santa

Margarita,

California 92688

tel

949-546-8000

fax 949-546-8001

| w ww.abracon.com

Visit www.abracon.com for Terms & Conditions of Sale

Recommended Resources

Wiring a when the leakage protector in the TN system supplies a three-phase balanced load

Infinite sample and hold amplifier circuit diagram

New voice processor YYH16

Low voltage bulbs are used on 220 volt power supply

Color TV remote control 42

DS2438 is used to measure power battery pack circuit diagram

The problems caused by multiple real-time clocks in the program are shared with everyone to warn later generations: FPGA programmers finally make a fully synchronous design, so that all programs work at the same beat of the main clock, the system timing analysis and statistics have references, and the program is st...; eeleader FPGA/CPLD

SPI cannot receive data, please help: My project needs to receive water level data from the host computer and then process it. Now the project progress is stuck on data reception. The host computer uses 51 chip. The serial port assistant ...; hujj GD32 MCU

CC2650 LaunchPad Factory Program: I tried the CC2650 LaunchPad factory program, which is very good and can control every pin. I would like to ask, does TI open source the source code of this factory program?...; undersky Wireless Connectivity

Spartan-3E_FPGA_Chinese-English User Manual: To friends in need...; CMika FPGA/CPLD

The Development of Security Monitoring Technology and the Dispute over Data Storage Standards: With the rapid development of video surveillance technology, customers' requirements for video surveillance products are also constantly improving, with more complete and stable functions and clearer ...; xyh_521 Industrial Control Electronics

How to get the CPU ID string under WinCE: How to get the CPU ID string under WinCE, preferably with eVC code....; hui_h_mail Embedded System

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components