Crystal oscillator
Epson Toyocom
Product Number (please contact us)
CRYSTAL OSCILLATOR
LOW-JITTER SAW OSCILLATOR
EG-2121CA: Q3805CAx0xxxx00
: X1M000101xxxx00
EG-2102CA: Q3806CA00xxxx00
: X1M000091xxxx00
EG - 2121
/
2102CA
Frequency
range
Supply
voltage
:
:
:
Output
:
Function
:
External
dimensions
:
53.125 MHz to 700 MHz
2.5 V
EG-2121CA
3.3 V
EG-2102CA
Differential LV-PECL or LVDS or HCSL
Output enable (OE)
7.0 × 5.0 × 1.2 mm
Actual size
EG-2121CA
EG-2102CA
Very
low jitter and low phase noise by SAW unit.
Specifications (characteristics)
►Differential LV-PECL Output
Item
Output frequency range
Supply voltage
Storage temperature
Operating temperature *1
Frequency tolerance *1
Current consumption
Disable current
Symbol
EG-2121CA
EG-2102CA
Differential LV-PECL
53.125 MHz to 500 MHz
100 MHz to 700 MHz
2.5 V
0.125
V
3.3 V
0.3
V
-40
C
to +100
C
P:0
C
to +70
C
,R:-5
C
to +85
C
,S:-20
C
to +70
C
G:
50
10
-6
,H:
100
10
-6
80 mA Max.
100 mA Max.
20 mA Max.
32 mA Max
P:40 % to 60 %
(
fo
> 350 MHz)
P:45 % to 55 %
P:45 % to 55 %
(
fo
350 MHz)
D:48 % to 52 %
D:48 % to 52 %
(
fo
175 MHz)
(
fo
350 MHz)
1.55 V Typ.
2.35 V Typ.
V
CC
-1.025 V to V
CC
-0.88 V
0.8 V Typ.
1.6 V Typ.
V
CC
-1.81 V to V
CC
-1.62 V
50
70 % V
CC
Min.
30 % V
CC
Max.
400 ps Max.
10 ms Max.
1 ps Max.
10
10
-6
/ year Max.
Conditions / Remarks
Please contact us for inquiries regarding available frequencies.
fo
V
CC
T_stg
T_use
f_tol
I
CC
I_dis
Store as bare product .
OE=Vcc, L_ECL=50
OE=GND
Symmetry
SYM
at outputs crossing point
V
OH
Output voltage
V
OL
Output load condition (ECL)
Input voltage
Rise time / Fall time
Start-up time
Phase Jitter
Frequency aging *2
*1 As per below table 1.
*2 Except: ***A
L_ECL
V
IH
V
IL
t
r
/
t
f
t_str
DC characteristics
Terminated to Vcc -2.0 V
OE terminal
Between 20% and 80% of (V
OH
-V
OL
)
Time at minimum supply voltage to be 0 s
Offset frequency: 12 kHz to 20 MHz
+25
C,
First year, Vcc=2.5 V,3.3 V
t
PJ
f_aging
►LVDS Output
Item
Output frequency range
Supply voltage
Storage temperature
Operating temperature *1
Frequency tolerance *1
Current consumption
Disable current
Symbol
EG-2102CA
LVDS
53.125 MHz to 700 MHz
2.5 V
0.125
V
3.3 V
0.3
V
-40
C
to +100
C
P:0
C
to +70
C
,R:-5
C
to +85
C
,S:-20
C
to +70
C
G:
50
10
-6
,H:
100
10
-6
30 mA Max
45 mA Max.
20 mA Max
30 mA Max.
L:40 % to 60 %
L:40 % to 60 %
(
fo
> 350 MHz)
(
fo
> 350 MHz)
L:45 % to 55 %
L:45 % to 55 %
(
fo
350 MHz)
(
fo
350 MHz)
V:48 % to 52 %
V:48 % to 52 %
(
fo
175 MHz)
(
fo
175 MHz)
350 mV Typ. 247 mV to 454 mV
50 mV Max.
1.25 V Typ. 1.125 V to 1.375 V
150 mV Max.
100
70 % V
CC
Min.
30 % V
CC
Max.
400 ps Max.
10 ms Max.
1 ps Max.
10
10
-6
/ year Max.
EG-2121CA
Conditions / Remarks
Please contact us for inquiries regarding available frequencies.
fo
V
CC
T_stg
T_use
f_tol
I
CC
I_dis
Store as bare product.
OE=Vcc, L_LVDS= 100
OE=GND
Symmetry
SYM
at outputs crossing point
Output voltage
Output load condition (LVDS)
Input voltage
Rise time / Fall time
Start-up time
Phase Jitter
Frequency aging *2
*1 As per below table 1.
*2 Except: ***A
V
OD
dV
OD
V
OS
dV
OS
L_LVDS
V
IH
V
IL
V
OD1
, V
OD2
dV
OD
=
V
OD1
-V
OD2
DC characteristics
V
OS1
, V
OS2
dV
OS
=
V
OS1
-V
OS2
Connected between OUT to
OUT
OE terminal
Between 20 % and 80 %of Differential Output peek to
peek voltage
Time at minimum supply voltage to be 0 s
Offset frequency: 12 kHz to 20 MHz
+25
C,
First year, Vcc=2.5 V,3.3 V
t
r
/
t
f
t_str
t
PJ
f_aging
http://www.epsontoyocom.co.jp
Crystal oscillator
►HCSL Output
Item
Output frequency range
Supply voltage
Storage temperature
Operating temperature
Frequency tolerance *1
Current consumption
Disable current
Symmetry
Output Voltage
Output load condition (HCSL)
Input voltage
Rise time / Fall time
Start-up time
Phase Jitter
Frequency aging *2
*1 As per below table 1.
*2 Except: ***A
Symbol
EG-2102CA
HCSL
100 MHz to 350 MHz
2.5 V
0.125
V
3.3 V
0.3
V
-40
C
to +125
C
P:0
C
to +70
C
,R:-5
C
to +85
C
,S:-20
C
to +70
C
G:
50
10
-6
,H:
100
10
-6
80 mA Max.
85 mA Max.
20 mA Max.
35 mA Max
45 % to 55 %
0.75 V Typ.
-0.3 V Typ.
50
70 % V
CC
Min.
30 % V
CC
Max.
500 ps Max.
10 ms Max.
1 ps Max.
10
10
-6
/ year Max.
EG-2121CA
Epson Toyocom
Conditions / Remarks
Please contact us for inquiries regarding available frequencies.
fo
V
CC
T_stg
T_use
f_tol
I
CC
I_dis
SYM
V
OH
V
OL
L_HCSL
V
IH
V
IL
t
r
/
t
f
t_str
Store as bare product.
OE=V
CC
,L_HCSL=50
OE=GND
at outputs crossing point
DC characteristics
Terminated to GND
OE terminal
Between 0.175 V and 0.525 V of output
Time at minimum supply voltage to be 0 s
Offset frequency: 12 kHz to 20 MHz
+25
C,
First year, V
CC
=2.5 V,3.3 V
t
PJ
f_aging
Table 1 Frequency tolerance and aging
Output and Symmetry
Frequency range
Aging
P: Differential LV-PECL
All range
D: Differential LV-PECL
EG-2121CA: fo
175 MHz
EG-2102CA: fo
350 MHz
A *3
N *4
L: LVDS
All range
V: LVDS
fo
175 MHz
N *4
VHPN
VHRN
*5
VGPN
*5
VGRN
*5
VHSN
*5
VGSN
*5
H: HCSL
All range
A *3
HHPA
HHRA
HGPA
-
HHSA
-
N *4
HHPN
HHRN
HGPN
HGRN
HHSN
HGSN
A *3
N *4
A *3
N *4
A *3
HP:
100
10
-6
PHPA
PHPN
DHPA
DHPN
LHPA
LHPN
VHPA
(0C to +70C)
HR:
100
10
-6
LHRA
LHRN
VHRA
PHRA *5
PHRN *5
DHRA *5
DHRN *5
(-5C to +85C)
*5
*5
*5
Frequency
GP:
50
10
-6
LGPA
LGPN
VGPA
PGPA *5
PGPN *5
DGPA *5
DGPN *5
tolerance and
(0C to +70C)
*5
*5
*5
-6
operating
GR:
50
10
LGRN
-
PGRN *5
-
DGRN *5
-
-
temperature
(-5C to +85C)
*5
-6
HS:
100
10
LHSA
LHSN
VHSA
PHSA *5
PHSN *5
DHSA *5
DHSN *5
(-20C to +70C)
*5
*5
*5
GS:
50
10
-6
LGSN
-
PGSN *5
-
DGSN *5
-
-
(-20C to +70C)
*5
*3 This includes initial frequency tolerance, temperature variation, supply voltage variation, reflow drift, and aging(+25
C,10
years).
*4 This includes initial frequency tolerance, temperature variation, supply voltage variation, and reflow drift(except aging).
*5 53.125 MHz
fo < 100 MHz : Unavailable.
Table 2 Jitter
Item
Symbol
t
DJ
t
RJ
Jitter *
Specifications
0.2 ps Typ.
3 ps Typ.
Remarks
Deterministic Jitter
Random Jitter
3 ps Typ.
(RMS of total distribution)
t
p-p
25 ps Typ.
Peak to Peak
t
acc
4 ps Typ.
Accumulated Jitter() n=2 to 50000 cycles
* Based on DTS-2075 Digital timing system made from WAVECREST with jitter analysis software VISI6. : Differential LV-PECL, LVDS output
* Based on SIA-3100C signal integrity analyzer made from WAVECREST.
: HCSL output
t
RMS
External dimensions
1.4
#6
(Unit:mm)
Footprint (Recommended)
(Unit:mm)
#6
#5
#4
#4
#5
1.1
1.6
E EG-2121
250.000H
GPA 282A
#1
#2
#3
5.0±0.2
2.6
#3
7.0±0.2
1.2±0.2
2.54
#2
#1
5.08
3.9
5.08
OE pin = HIGH : Specified frequency output.
OE pin = LOW : Output is high impedance
Pin map
Pin
Connection
1
OE
2
N.C.
3
GND
4
OUT
OUT
5
6
VCC
#3 is connected to the cover.
2.54
5.08
To maintain stable operation, provide a 0.01uF to
0.1uF by-pass capacitor at a location as near as
possible to the power source terminal of the
crystal product (between Vcc - GND).
http://www.epsontoyocom.co.jp
1.5
FPGA/CPLD
京公网安备 11010802033920号
EEWORLD
