EEWORLDEEWORLDEEWORLD

Part Number

Search

510JAB-ABAG

Description
osc prog 1.8V lvds 50ppm 3.2x5mm
CategoryPassive components   
File Size1MB,26 Pages
ManufacturerSilicon
Environmental Compliance  
Download Datasheet View All

510JAB-ABAG Overview

osc prog 1.8V lvds 50ppm 3.2x5mm

S i 5 1 0 / 5 11
C
R YS TA L
O
SCILLATOR
(XO) 100 kH
Z
Features
TO
250 MH
Z
Supports any frequency from
100 kHz to 250 MHz
Low jitter operation
2 to 4 week lead times
Total stability includes 10-year
aging
Comprehensive production test
coverage includes crystal ESR and
DLD
On-chip LDO regulator for power
supply noise filtering
3.3, 2.5, or 1.8 V operation
Differential (LVPECL, LVDS,
HCSL) or CMOS output options
Optional integrated 1:2 CMOS
fanout buffer
Runt suppression on OE and
power on
Industry standard 5 x 7 and
3.2 x 5 mm packages
Pb-free, RoHS compliant
–40
to 85
o
C operation
Si5602
Applications
SONET/SDH/OTN
Gigabit Ethernet
Fibre Channel/SAS/SATA
PCI Express
Ordering Information:
See page 14.
3G-SDI/HD-SDI/SDI
Telecom
Switches/routers
FPGA/ASIC clock generation
Pin Assignments:
See page 12.
Description
The Si510/511 XO utilizes Silicon Laboratories' advanced DSPLL technology
to provide any frequency from 100 kHz to 250 MHz. Unlike a traditional XO
where a different crystal is required for each output frequency, the Si510/511
uses one fixed crystal and Silicon Labs’ proprietary DSPLL synthesizer to
generate any frequency across this range. This IC-based approach allows
the crystal resonator to provide enhanced reliability, improved mechanical
robustness, and excellent stability. In addition, this solution provides superior
supply noise rejection, simplifying low jitter clock generation in noisy
environments. Crystal ESR and DLD are individually production-tested to
guarantee performance and enhance reliability. The Si510/511 is factory-
configurable for a wide variety of user specifications, including frequency,
supply voltage, output format, output enable polarity, and stability. Specific
configurations are factory-programmed at time of shipment, eliminating long
lead times and non-recurring engineering charges associated with custom
frequency oscillators.
OE
1
4
V
DD
GND
2
3
CLK
Si510 (CMOS)
NC
OE
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Functional Block Diagram
V
DD
OE
Si510(LVDS/LVPECL/HCSL/
Dual CMOS)
OE
OE
1
1
2
2
3
3
6
6
5
5
4
4
V
DD
V
DD
CLK–
CLK–
CLK+
CLK+
Low Noise Regulator
Fixed
Frequency
Oscillator
Any-Frequency
0.1 to 250 MHz
DSPLL
®
Synthesis
CLK+
CLK–
NC
NC
GND
GND
GND
Si511(LVDS/LVPECL/HCSL/
Dual CMOS)
Rev. 1.2 7/15
Copyright © 2015 by Silicon Laboratories
Si510/511
Help with PSD813 and TSC80251 cracking
If you need to crack PSD813 and TSC80251, please contact me [email] sensorsun@163.com [/email] if you can do it together, thank you!...
拉拉 51mcu
Capacitive touch sensing principles and applications
1.Basic knowledge of capacitive touch sensing First of all, the human body has a certain capacitance. When we draw the copper on the PCB into the following form, we have completed a basic touch-sensit...
youki12345 Microcontroller MCU
A brief discussion on the solution to the automatic disconnection of wireless routers
Many users of wireless broadband routers have encountered the problem of automatic disconnection. Today, I will explain in detail how to completely solve this problem. Wireless networks are prone to u...
Aguilera RF/Wirelessly
Wince Driver
I'm looking for someone to develop a SPI driver for PXA270. I'm from Wince and in Beijing. If you're interested, please contact me on the website....
mshop Embedded System
How to design the most effective DC-DC module power supply parallel circuit solution?
In industrial systems, paralleling multiple high-power module power supplies to achieve current sharing can effectively ensure the stability of the output voltage and maintain the normal operation of ...
木犯001号 Analogue and Mixed Signal
Is it correct to configure my SPARTAN6 in this way?
I linked it according to the selectmap mode in the datasheet. Does it mean that I cannot use signals such as A[23:0] and cso_b as IO pins?...
流浪的猥琐 FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1933  701  591  10  2891  39  15  12  1  59 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号