EEWORLDEEWORLDEEWORLD

Part Number

Search

510QAA-ABAG

Description
osc prog 2.5V cmos 50ppm 3.2x5mm
CategoryPassive components   
File Size1MB,26 Pages
ManufacturerSilicon
Environmental Compliance  
Download Datasheet View All

510QAA-ABAG Overview

osc prog 2.5V cmos 50ppm 3.2x5mm

S i 5 1 0 / 5 11
C
R YS TA L
O
SCILLATOR
(XO) 100 kH
Z
Features
TO
250 MH
Z
Supports any frequency from
100 kHz to 250 MHz
Low jitter operation
2 to 4 week lead times
Total stability includes 10-year
aging
Comprehensive production test
coverage includes crystal ESR and
DLD
On-chip LDO regulator for power
supply noise filtering
3.3, 2.5, or 1.8 V operation
Differential (LVPECL, LVDS,
HCSL) or CMOS output options
Optional integrated 1:2 CMOS
fanout buffer
Runt suppression on OE and
power on
Industry standard 5 x 7 and
3.2 x 5 mm packages
Pb-free, RoHS compliant
–40
to 85
o
C operation
Si5602
Applications
SONET/SDH/OTN
Gigabit Ethernet
Fibre Channel/SAS/SATA
PCI Express
Ordering Information:
See page 14.
3G-SDI/HD-SDI/SDI
Telecom
Switches/routers
FPGA/ASIC clock generation
Pin Assignments:
See page 12.
Description
The Si510/511 XO utilizes Silicon Laboratories' advanced DSPLL technology
to provide any frequency from 100 kHz to 250 MHz. Unlike a traditional XO
where a different crystal is required for each output frequency, the Si510/511
uses one fixed crystal and Silicon Labs’ proprietary DSPLL synthesizer to
generate any frequency across this range. This IC-based approach allows
the crystal resonator to provide enhanced reliability, improved mechanical
robustness, and excellent stability. In addition, this solution provides superior
supply noise rejection, simplifying low jitter clock generation in noisy
environments. Crystal ESR and DLD are individually production-tested to
guarantee performance and enhance reliability. The Si510/511 is factory-
configurable for a wide variety of user specifications, including frequency,
supply voltage, output format, output enable polarity, and stability. Specific
configurations are factory-programmed at time of shipment, eliminating long
lead times and non-recurring engineering charges associated with custom
frequency oscillators.
OE
1
4
V
DD
GND
2
3
CLK
Si510 (CMOS)
NC
OE
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Functional Block Diagram
V
DD
OE
Si510(LVDS/LVPECL/HCSL/
Dual CMOS)
OE
OE
1
1
2
2
3
3
6
6
5
5
4
4
V
DD
V
DD
CLK–
CLK–
CLK+
CLK+
Low Noise Regulator
Fixed
Frequency
Oscillator
Any-Frequency
0.1 to 250 MHz
DSPLL
®
Synthesis
CLK+
CLK–
NC
NC
GND
GND
GND
Si511(LVDS/LVPECL/HCSL/
Dual CMOS)
Rev. 1.2 7/15
Copyright © 2015 by Silicon Laboratories
Si510/511
I want to send the image displayed on host A to host B. Is there any more efficient way besides screen capture?
As the title says, I have been trying for many days but have not found a better solution. I want to consider the underlying driver, but I don't know how to do it and I don't have any driver foundation...
pka1987 Embedded System
【Low Power】Download articles related to Xilinx's FPGA low power consumption (Part 4)
These are some of my papers on Xilinx FPGA. I upload them to share with you! Please support me! I will upload them in batches to facilitate everyone's selective communication and downloading![[i]This ...
jjkwz FPGA/CPLD
Design of digital DC voltage source based on single chip microcomputer principle.
The output voltage range is required to be 0V~9.9V, the ripple is not greater than 10mV, the step is 0.1v, the output current is greater than 500mA, the output initial value can be preset, and the out...
小小马甲小号 51mcu
04 External interrupt and timer PWM
Related articles : 【GD32L233C-START Review】03 LED Operation and General Timing Function Preface We continue to understand the functions of the MCU based on the resources that come with the board. This...
秦天qintian0303 GD32 MCU
KBDHID keyboard layout customization issue (USAGE-TO-SCANCODE)
There are 3 arrays of type USAGE-TO-SCANCODE in the kbdhid.cpp file. I don't know what the order is based on. Please give me some advice....
wapoor Embedded System
A brief discussion on the "disadvantages and advantages" of PCB copper plating
[p=30, 2, left]Copper plating is an important part of PCB design. Both domestic Qingyuefeng PCB design software and some foreign Protel and PowerPCB provide intelligent copper plating functions. So ho...
rain_noise Download Centre

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1914  2460  1515  1282  1800  39  50  31  26  37 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号