EEWORLDEEWORLDEEWORLD

Part Number

Search

510FAB-CBAG

Description
osc prog 2.5V lvds 50ppm 3.2x5mm
CategoryPassive components   
File Size1MB,26 Pages
ManufacturerSilicon
Environmental Compliance  
Download Datasheet View All

510FAB-CBAG Overview

osc prog 2.5V lvds 50ppm 3.2x5mm

S i 5 1 0 / 5 11
C
R YS TA L
O
SCILLATOR
(XO) 100 kH
Z
Features
TO
250 MH
Z
Supports any frequency from
100 kHz to 250 MHz
Low jitter operation
2 to 4 week lead times
Total stability includes 10-year
aging
Comprehensive production test
coverage includes crystal ESR and
DLD
On-chip LDO regulator for power
supply noise filtering
3.3, 2.5, or 1.8 V operation
Differential (LVPECL, LVDS,
HCSL) or CMOS output options
Optional integrated 1:2 CMOS
fanout buffer
Runt suppression on OE and
power on
Industry standard 5 x 7 and
3.2 x 5 mm packages
Pb-free, RoHS compliant
–40
to 85
o
C operation
Si5602
Applications
SONET/SDH/OTN
Gigabit Ethernet
Fibre Channel/SAS/SATA
PCI Express
Ordering Information:
See page 14.
3G-SDI/HD-SDI/SDI
Telecom
Switches/routers
FPGA/ASIC clock generation
Pin Assignments:
See page 12.
Description
The Si510/511 XO utilizes Silicon Laboratories' advanced DSPLL technology
to provide any frequency from 100 kHz to 250 MHz. Unlike a traditional XO
where a different crystal is required for each output frequency, the Si510/511
uses one fixed crystal and Silicon Labs’ proprietary DSPLL synthesizer to
generate any frequency across this range. This IC-based approach allows
the crystal resonator to provide enhanced reliability, improved mechanical
robustness, and excellent stability. In addition, this solution provides superior
supply noise rejection, simplifying low jitter clock generation in noisy
environments. Crystal ESR and DLD are individually production-tested to
guarantee performance and enhance reliability. The Si510/511 is factory-
configurable for a wide variety of user specifications, including frequency,
supply voltage, output format, output enable polarity, and stability. Specific
configurations are factory-programmed at time of shipment, eliminating long
lead times and non-recurring engineering charges associated with custom
frequency oscillators.
OE
1
4
V
DD
GND
2
3
CLK
Si510 (CMOS)
NC
OE
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Functional Block Diagram
V
DD
OE
Si510(LVDS/LVPECL/HCSL/
Dual CMOS)
OE
OE
1
1
2
2
3
3
6
6
5
5
4
4
V
DD
V
DD
CLK–
CLK–
CLK+
CLK+
Low Noise Regulator
Fixed
Frequency
Oscillator
Any-Frequency
0.1 to 250 MHz
DSPLL
®
Synthesis
CLK+
CLK–
NC
NC
GND
GND
GND
Si511(LVDS/LVPECL/HCSL/
Dual CMOS)
Rev. 1.2 7/15
Copyright © 2015 by Silicon Laboratories
Si510/511
Jlink question
I want to debug STM32F103C8, which seems to be M3. I have an STlink, but it seems to be broken and cannot be used. I also have an Infineon XMC1200 development board. I want to use the Jlink above to d...
lidonglei1 stm32/stm8
Who has some information about microcontroller communication?
If anyone has Chinese information on microcontrollers, please send some to me so I can take a look. It may be useful....
天使疯子 Embedded System
About the timer input capture problem of STM32
After TIM1 is enabled, when a rising edge is captured, an input capture event occurs. If the interrupt is set, an interrupt will be generated. At this time, the counter TIM2_CNT is transferred to the ...
zhpg009 stm32/stm8
Problems with msp430 analog-to-digital conversion AD
Using AD to sample a voltage signal, the displayed value is 710 after power on and is stable. After about 5 minutes, the value changes to 692 What's going on? The internal 1.5V reference is used. Has ...
k410533234 Microcontroller MCU
CC4096------Gate input master-slave J-K trigger
Simple schematic diagram and process assembly of master-slave JK trigger of gate input circuit...
rain Analog electronics
[Design Tools] Using Xilinx FPGA to create high-end bit-accurate and cycle-accurate floating-point DSP algorithm implementation solutions
Current trends in system requirements and available FPGAs are driving floating point implementations to become more reusable. This white paper and video explain how (unlike other design flows) DSP Sys...
GONGHCU FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1545  2503  1571  2709  1575  32  51  55  52  46 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号