EEWORLDEEWORLDEEWORLD

Part Number

Search

524-4.0M-540F-10-TR

Description
HCMOS/TTL Output Clock Oscillator
CategoryPassive components    oscillator   
File Size136KB,2 Pages
ManufacturerOscilent
Websitehttp://www.oscilent.com
Environmental Compliance  
Download Datasheet Parametric View All

524-4.0M-540F-10-TR Overview

HCMOS/TTL Output Clock Oscillator

524-4.0M-540F-10-TR Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
Objectid1362127802
Reach Compliance Codecompliant
Other featuresTR
Ageing1 PPM/YEAR
Maximum control voltage4.5 V
Minimum control voltage0.5 V
Frequency Adjustment - MechanicalNO
Frequency offset/pull rate10 ppm
frequency stability4%
Installation featuresSURFACE MOUNT
Number of terminals14
Nominal operating frequency4 MHz
Maximum operating temperature70 °C
Minimum operating temperature-30 °C
Oscillator typeHCMOS/TTL
physical size18.3mm x 11.7mm x 4.7mm
Maximum supply voltage5.25 V
Minimum supply voltage4.75 V
Nominal supply voltage5 V
surface mountYES
Oscilent Corporation | 521 - 524 Series TCXO - Temperature Compensated Crystal Oscill... Page 1 of 2
TXCO Surface Mount
Series Number
Package
Description
Last Modified
521 ~ 524
FEATURES
14 Pin DIP Low Profile SMD
HCMOS / TTL / Clipped Sine
Jan. 01 2007
- High stable output over wide temperature range
- 4.7mm height max low profile TCXO
- Industry standard DIP 14 pin lead spacing
- RoHs / Lead Free compliant
OPERATING CONDITIONS / ELECTRICAL CHARACTERISTICS
PARAMETERS
Output
Frequency Range
CONDITIONS
-
fo
Load
Output
Level
Low
Vs. Temp Range
Frequency Stability
Vs. Input Voltage (5%)
Vs. Load
Vs. Aging (@+25°C)
Input
Frequency Adjustment
Rise Time / Fall Time
Duty Cycle
Storage Temperature
Voltage Control Range
Voltage
Current
-
-
-
(TSTG)
-
10 max.
50 ±10% max.
-40 ~ +85
2.5 VDC ±2.0 Positive Transfer Characteristic
20 max. / 40 max.
±3.0 min.
-
-
-
-
High
521
TTL
522
HCMOS
1.20 ~ 100.0
10TTL Load or 15pF HCMOS Load
Max.
2.4 VDC
min.
0.4 VDC
max.
VDD -0.5 VDC
min.
0.5 VDC max.
See Table 1
±0.5 max.
±0.3 max.
±1.0 per year
+5.0 ±5% / +3.3 ±5%
3 max.
-
-
PPM
PPM
PPM
VDC
mA
PPM
nS
-
°C
-
523
Clipped Sine
9.60 ~ 35.0
10K ohm // 10pF
524
Compatible*
1.20 ~ 100.0
-
UNITS
-
MHz
-
1.0 Vp-p min.
-
-
*Compatible (524 Series) meets TTL and HCMOS mode simultaneously
TABLE 1 - FREQUENCY STABILITY - TEMPERATURE TOLERANCE
P/N Code
A
B
C
D
E
F
G
H
Temperature
Range
0 ~ +50
°
C
-10 ~ +60
°
C
-10 ~ +70
°
C
-20 ~ +70
°
C
-30 ~ +60
°
C
-30 ~ +70
°
C
-30 ~ +75
°
C
-40 ~ +80
°
C
Frequency Stability (PPM)
1.5
x
x
O
O
-
-
-
-
2.0
x
x
x
x
O
O
-
-
2.5
x
x
x
x
x
x
x
-
3.0
x
x
x
x
x
x
x
-
3.5
x
x
x
x
x
x
x
x
4.0
x
x
x
x
x
x
x
x
4.5
x
x
x
x
x
x
x
x
5.0
x
x
x
x
x
x
x
x
O
available all
Frequency
avail up to 25MHz
only
x
How to use EVC to connect and operate SQL Server database on PC under WinCE
It is urgent. I need to develop a program on PocketPC that can connect to the SQLServer database on the server and obtain the record data for display. I checked the information. Some said that CE cann...
lj1978 Embedded System
I'm looking for a small program to receive data from the serial port of f5529
I'm in a hurry and hope you can help me~~~ The computer uses the serial port assistant to send something. If 430 receives it, it will reverse an IO port~~~~~~ I'm in a hurry and need help...
Ben讨厌苦咖啡 Microcontroller MCU
nfs mount to access virtual machine
Host platform: UBUNTU14.04Hardware platform: imx6-ek200-6q-1gKernel version: linux-4.1.15File system: L4115-fsl-image-qt5-myimx6a9.tar.bz2First, you need to set up the network of the virtual machine s...
明远智睿Lan Industrial Control Electronics
Anyone got a spare jlink V8?
If anyone has an idle Jlink V8, please send it to me. I would like to buy one :pleased:...
elvike Buy&Sell
Share your understanding of interrupts in DSP
1 Interrupt Overview   Interrupt definition: A signal driven by hardware or software that causes the DSP to suspend the current program and execute another task called an interrupt service routine (IS...
Aguilera DSP and ARM Processors
Can synplify pro synthesize altera's PLL?
derive_pll_clocks set sclk SYS_PLL |altpll_component|pll| clk[0] set pclk SYS_PLL|altpll_component|pll|clk[1] set sd_clk SYS_PLL|altpll_component|pll|clk[2] In the sdc file of my synplify project, the...
eeleader-mcu FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2871  2747  746  1990  714  58  56  16  41  15 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号